

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J78 MLB CTX

LAST_MODIFIED=Wed Feb 26 11:26:42 2014

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
5	0002620513	ENGINEERING RELEASED		2014-02-24

Page	Contents	Sync	Date
1	Table of Contents	02/11/2013	
2	BOM Configuration	01/15/2013	
3	DEBUG LEDs	01/15/2014	
4	GPIOs/PM parts	01/15/2014	
5	CPU DMI/PES/FDI/RSVD	01/15/2014	
6	CPU Clock/Misc/JTAG/CFG	01/15/2014	
7	CPU DDR3 Interfaces	01/15/2014	
8	CPU Power	01/15/2014	
9	CPU Ground	01/15/2014	
10	CPU DECOUPLING	01/15/2014	
11	PCH RTC/HDA/JTAG/SATA/CLK	01/15/2014	
12	PCH DMI/FDI/PM/GFX/PCI	01/15/2014	
13	PCH PCI-E/USB	01/15/2014	
14	PCH GPIO/MISC/NCTF	01/15/2014	
15	PCH Power	01/15/2014	
16	PCH Grounds	01/15/2014	
17	PCH DECOUPLING	01/15/2014	
18	CPU & PCH XDP	01/15/2014	
19	Chipset Support	01/15/2014	
20	Project Chipset Support	01/15/2014	
21	CPU Memory S3 Support	01/15/2014	
22	DDR3 VREF MARGINING	01/15/2014	
23	DDR3 SO-DIMM Connector A Slot0	01/15/2014	
24	DDR3 SO-DIMM Connector A Slot1	01/15/2014	
25	DDR3 SO-DIMM CONNECTOR B SLOT0	01/15/2014	
26	DDR3 SO-DIMM CONNECTOR B SLOT1	01/15/2014	
27	DDR3 ALIASES AND BITSWAPS	01/15/2014	
28	Thunderbolt Host (1 of 2)	01/15/2014	
29	Thunderbolt Host (2 of 2)	01/15/2014	
30	Thunderbolt Power Support	01/15/2014	
31	Thunderbolt Connector A	01/15/2014	
32	Thunderbolt Connector B	01/15/2014	
33	TBT DDC Crossbar	01/15/2014	
34	AIRPORT/BT	01/15/2014	
35	SATA/SSD Connectors	01/15/2014	
36	HDD/SSD Temp Sense	01/15/2014	
37	ETHERNET PHY (CAESAR IV)	01/15/2014	
38	Ethernet Support & Connector	01/15/2014	
39	SD READER CONNECTOR	01/15/2014	
40	Camera Controller	01/15/2014	
41	Camera Controller Support	01/15/2014	
42	Internal DP Support	01/15/2014	
43	Internal DP MUXing	01/15/2014	
44	EXTERNAL USB PORTS A & B	01/15/2014	
45	EXTERNAL USB PORTS C & D	01/15/2014	
46	SMC	01/15/2014	
47	SMC Support	01/15/2014	
48	SPI and Debug Connector	01/15/2014	
49	SMBus Connections	01/15/2014	
50	I and V Sense	01/15/2014	
51	I and V Sense (Continued)	12/09/2013	
52	Temperature Sensors	01/15/2014	
53	System Fan	01/15/2014	
54	AUDIO: CODEC/REGULATORS	01/15/2014	
55	AUDIO: HEADPHONE AMP	01/15/2014	
56	AUDIO: LEFT SPKR AMP	01/15/2014	
57	AUDIO: RIGHT SPKR AMP	01/15/2014	
58	AUDIO: Jack, Mikey, CHS Switch	01/15/2014	
59	Audio: Spkr/Mic Conn.	01/15/2014	
60	AUDIO: Detects/Grounding	01/15/2014	
61	AUDIO: Speaker ID	01/15/2014	
62	Power Connectors / VReg G3Hot	01/15/2014	

Page	Contents	Sync	Date
63	VReg CPU VCC Cntl	01/15/2014	
64	VReg CPU VCC Phases	01/15/2014	
65	VReg CPU VCC Phase 4	01/15/2014	
66	VReg VDDQ S3	01/15/2014	
67	VReg 3.3V S5/S5V S4	01/15/2014	
68	LVDS PCH VREG	01/15/2014	
69	LCD Backlight Driver (LP8565)	01/15/2014	
70	BACKLIGHT DRIVER 2	01/15/2014	
71	FET-Controlled S3 and S4	01/15/2014	
72	PM Regulator Enables	01/15/2014	
73	PM Power Good	01/15/2014	
74	GPU: TONGA PCIE	12/09/2013	
75	GPU: CORE VDDC/VDDCI	12/09/2013	
76	GPU: MVDD/VDDGFX	12/09/2013	
77	GPU: FRAME BUFFER A/B	12/04/2013	
78	GPU: FRAME BUFFER C/D	12/04/2013	
79	GDDR5 Frame Buffer A	01/15/2014	
80	GDDR5 Frame Buffer B	01/15/2014	
81	GDDR5 FRAME BUFFER C	01/15/2014	
82	GDDR5 FRAME BUFFER D	01/15/2014	
83	GPU: DISPLAYPORT	12/04/2013	
84	GPU: GPIOs/PLLS/STRAPS	11/13/2013	
85	GPU: STRAPS, SENSORS, ROM	11/13/2013	
86	GPU: GNDS & UNUSED	11/13/2013	
87	GPU VR: CORE CONTROLLER	01/15/2014	
88	GPU VR: CORE PHASES 1-3	12/11/2013	
89	GPU VR: CORE PHASES CONT	12/11/2013	
90	GPU VR: VDDQ	01/15/2014	
91	GPU VR: VDDCI	01/15/2014	
92	GPU VR: OV95	01/15/2014	
93	GPU VR: IV8	01/15/2014	
94	Power Connectors/Aliases	11/20/2013	
95	Signal Aliases	12/05/2013	
96	Unused Signal Aliases	12/05/2013	
97	Functional / ICT Test	01/15/2014	
98	J17 RULE DEFINITIONS	01/15/2014	
99	DDR3 Constraints	01/15/2014	
100	CPU PCIE Constraints	01/15/2014	
101	PCH PCIE/DMI Constraints	01/15/2014	
102	SATA/FDI/XDP Constraints	01/15/2014	
103	PCH and BR Constraints	01/15/2014	
104	USB/Ethernet/SD Constraints	01/15/2014	
105	SMBus/Sensor Constraints	01/15/2014	
106	VReg Constraints	12/10/2013	
107	CPU VReg Constraints	01/15/2014	
108	Platform VReg Constraints	01/15/2014	
109	TBT/DP Constraints	01/15/2014	
110	GDDR5/GPU Constraints	01/15/2014	
111	GDDR5 FB C/D CONSTRAINTS	01/15/2014	
112	BLC Constraints	01/15/2014	
113	GPU VREG CONSTRAINTS	12/10/2013	
114	GPU VREG CONSTRAINTS CONT.	11/20/2013	
115	MISC-CONSTRAINTS 1	01/15/2014	

BRANDING
TITLE=J78
REPORT=BRANDING
DATE=2014-02-24 11:26:42 2014

SCHEM, MLB, CTO, J78	
Apple Inc.	051-XXXX D
REVISION	5.0.0
NAME	proto2
PAGE	1 OF 137
SHEET	1 OF 115

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. IT IS TO REMAIN
CONFIDENTIAL AND NOT TO BE REPRODUCED OR
COPIED IN ANY MANNER WITHOUT THE
WRITTEN PERMISSION OF APPLE INC.

BCM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
985-1468	PCBA, MLB CTO, DEV, J78	DEVELOPMENT, J78_DEVEL
639-6799	PCBA, MLB CTO 3.5G, AMETHYST, VRAM_HYNIX, 4GB, J78	J78, J78_COMMON, CPU:CTO, SSD:Y, GPU:AMETHYST, FR:4G_HYNIX, EEEE:FW6K
639-6160	PCBA, MLB CTO 3.5G, AMETHYST, VRAM_ELPIDA, 4GB, J78	J78, J78_COMMON, CPU:CTO, SSD:Y, GPU:AMETHYST, FR:4G_ELPIDA, EEEE:FT04
639-6660	PCBA, MLB CTO 3.5G, AMETHYST, VRAM_HYNIX, 4GB, J78	J78, J78_COMMON, CPU:CTO, SSD:Y, GPU:AMETHYST, FR:4G_HYNIX, EEEE:FY53
639-6859	PCBA, MLB CTO 3.5G, AMETHYST, VRAM_ELPIDA, 4GB, J78	J78, J78_COMMON, CPU:CTO, SSD:Y, GPU:AMETHYST, FR:4G_ELPIDA, EEEE:FY54

BOM Groups

BOM GROUP	BOM OPTIONS
J78_COMMON	COMMON, ALTERNATE, J78_COMMON, J78_PROGPARTS, GPU_AMTH
J78_COMMON1	XDP, SPEAKERID, FBVDS2, DFLT:1VS, RTCSET:Y
J78_PROGPARTS	SMC:PROG, BOOTROM:PROG, TBTRON:PROG, CIVROM:PROG, CAMROM:PROG, GPUROM:PROG
J78_DEVEL	XDP_CONN, LPCPLUS, DRVREF_DAC, DEVEL_AUDIO, AF_1ENS:Y

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784531	1	ARM, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	CPU	CRITICAL	CPU:RM11G
33780003	1	GPU, RM11G, PNO:CTO, 3.4, GPU, 412, 1.2, RM11G	CPU	CRITICAL	CPU:CTO
33780005	1	GPU, RM11G, PNO:CTO, 3.4, GPU, 412, 1.2, RM11G	CPU	CRITICAL	CPU:CTO:6

CPU SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
31180080	1	SOCKET, MOLEX, LGA1150, CPU-LP	U0500	CRITICAL	

ASICs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784541	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U:100	CRITICAL	
33784542	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U:100	CRITICAL	PUCH_SDP
33881247	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U2800	CRITICAL	
34389616	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U3900	CRITICAL	

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34180032	1	IC, EPF, V0159, J78	U5210	CRITICAL	BOOTROM:PROG
3388807	1	IC, 64 MBIT SPI SERIAL FLASH	U5210	CRITICAL	BOOTROM:BLANK
34189999	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U5000	CRITICAL	SMC:PROG
33881214	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U5000	CRITICAL	SMC:BLANK
34180024	1	IC, T29, EPROM, FR, V23, 1.1, J78A	U2890	CRITICAL	TBTRON:PROG
3358915	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U2890	CRITICAL	TBTRON:BLANK
3418912	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U3900	CRITICAL	CIVROM:PROG
3358854	1	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U3900	CRITICAL	CIVROM:BLANK
3418978	1	IC, CAMERA, FLASH, V23, 1.1, J78A	U4202	CRITICAL	CAMROM:PROG
3388882	1	IC, FLASH, SPI, 1MBIT, V23	U4202	CRITICAL	CAMROM:BLANK
34180009	1	IC, ROM, GPU, V1, 6, J78	U9700	CRITICAL	GPUROM:PROG
33589724	1	IC, ROM, GPU, V1, 6, J78	U9700	CRITICAL	GPUROM:BLANK

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7894	1	LABEL, MLB, 2D	EEEE_FRFN	CRITICAL	EEEE:FRFN
825-7894	1	LABEL, MLB, 2D	EEEE_FRFL	CRITICAL	EEEE:FRFL
825-7894	1	LABEL, MLB, 2D	EEEE_FW6K	CRITICAL	EEEE:FW6K
825-7894	1	LABEL, MLB, 2D	EEEE_FT04	CRITICAL	EEEE:FT04
825-7894	1	LABEL, MLB, 2D	EEEE_FY54	CRITICAL	EEEE:FY54
825-7894	1	LABEL, MLB, 2D	EEEE_FY53	CRITICAL	EEEE:FY53

J78 SCHEMATIC / PCB #'S

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-8000	1	PCB, MLB CTO, J78	PCBL	CRITICAL	J78
820-6452	1	PCB, MLB CTO, J78	PCBL	CRITICAL	J78

J78 ALTERNATES


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
377S0147	377S0126		ALL	USB Diode Array
377S0155	377S0104		ALL	USB Diode
376S1218	376S1081		ALL	P/NCH DRAL FET
138S0803	138S0804		ALL	2.2UF CAPS SOFT
126-0161	126-0160		ALL	240F CAPS 10X12 THD
197S0481	197S0480		Y1950	220KX RM XTAL
197S0479	197S0478		ALL	120KX RM/REF XTAL
372S0186	372S0185		ALL	Alternate Temp Diode
107S0251	107S0249		R5520	Alt 2Mohm sense
107S0254	107S0241		R5510, R5520	Alt 2Mohm sense
107S0255	107S0240		R5510, R5520	Alt 1Mohm sense
341S3912	341S3913		U3990	IC, DRAGON, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G
138S0681	138S0638		ALL	10uF Caps
376S1104	376S0969		ALL	N-Ch FET
138S0869	138S0775		ALL	Single-monocore 1uF 402
138S0859	138S0788		ALL	Single-monocore 10uF
128S0388	128S0220		ALL	3.3V INPUT CAP
335S0812	335S0807		U5210	IC, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G
378S0390	378S0140		ALL	DRAGON LEDS
378S0391	378S0140		ALL	DRAGON LEDS

GPU AND VRAM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33784654	1	IC, GPU, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U8700	CRITICAL	GPU:AMETHYST
33380485	4	IC, GPU, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U9200, U9250, U9300, U9350	CRITICAL	FR:4G_HYNIX
33380485	4	IC, GPU, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U9400, U9450, U9500, U9550	CRITICAL	FR:4G_HYNIX
33380764	4	IC, GPU, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U9200, U9250, U9300, U9350	CRITICAL	FR:4G_ELPIDA
33380764	4	IC, GPU, RM11G, PNO:CTO, 3.4, RM11G, 412, 1.2, RM11G	U9400, U9450, U9500, U9550	CRITICAL	FR:4G_ELPIDA

BOM Configuration	
Apple Inc.	051-XXXX D
5.0.0	proto2
2 OF 137	
2 OF 115	


S5 Led




ALL SYS PWRGD Led




GPU GOOD Led





VIDEO ON Led




NotebookSchematics.com
Schematics, Boardviews & Smartphone Service Manuals

SYNCH MASTER=778 N1B		SYNCH DATE=02/21/2014	
PAGE TITLE			
DEBUG LEDS			
	Apple Inc.	DRAWING NUMBER	051-XXXX
		PROVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		REVISION	proto2
THE INFORMATION CONTAINED HEREIN IS THE		PAUSE	3 OF 137
PROPERTY OF APPLE INC.		PAUSE	3 OF 115
THIS DOCUMENT IS TO BE MAINTAINED IN CONFIDENCE			
IT IS NOT TO BE REPRODUCED OR COPIED			
WITHOUT THE WRITTEN PERMISSION OF APPLE INC.			
ALL RIGHTS RESERVED			



SYNC MASTER-778 NIB		SYNC DATE-02/21/2014	
Holes/PD parts			
 Apple Inc.	051-XXXX	051-XXXX	D
	5.0.0	5.0.0	
	proto2	proto2	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE		4 OF 137	
PROPERTY OF APPLE INC.		4 OF 115	
THIS DOCUMENT IS TO BE KEPT IN CONFIDENCE			
IT IS NOT TO BE REPRODUCED OR COPIED			
IN ANY MANNER OR BY ANY MEANS			
WITHOUT THE WRITTEN PERMISSION OF APPLE INC.			



D

C

B

A


D

C


B

A


CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB	0 = WAIT FOR BIOS
CFG [6:5] :PCIE BIFURCATION	11 = 1 X16 (default)	10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED(default)	0 = ENABLED
CFG [3] :PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION(default)	0 = LANES REVERSED
CFG [2] :PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION(default)	0 = LANES REVERSED





DPLL_REF_CLK needs to be connected as it provides some bootstrap function during startup



INTEL'S HASWELL DT EDS SAYS THAT ALL RSVD AND RSVD_NCTF SHOULD BE NC'D

SYNC MASTER=J75 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
CPU Clock/Misc/JTAG/CFG			
 Apple Inc.		DRAWING NUMBER	051-XXXX
		D	SIZE
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	6 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	6 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





NOTE: Aliases not used on CPU supply outputs to avoid any extraneous connections.

Max load: 300mA

94 63 50 10 8 6 =PPCPUVCC_S0_CPU

PLACE_NEAR=U0500.E40:50.8mm

PLACE_SIDE=BOTTOM

107 63 CPU VCCSENSE P

5 PPVCOMP_S0_CPU

MIN_LINE_WIDTH=0.4 mm

MIN_NECK_WIDTH=0.2 mm

VOLTAGE=1.05V


R0804.2: PLACE_NEAR=U0500.C37:12.7mm


R0802.2: PLACE_NEAR=U0500.B37:12.7mm

R0801.2: PLACE_NEAR=R0802.1:25.4mm

18 CPU_PWR_DEBUG

Y7,K9 FOR FUTURE CPU COMPATIBILITY
NC FOR NOW BUT NEEDED FOR 2014 CPUS


SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
CPU Power			
 Apple Inc.	DRAWING NUMBER	051-XXXX	SIZE D
	REVISION	5.0.0	
	BRANCH	proto2	
	PAGE	8 OF 137	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
			SHEET 8 OF 115



CPU VCORE DECOUPLING


Intel Recommendation:22x 22UF 0805,topside (18 inside cavity, 4 north of processor),8x 470uF bulk caps(5 stuffed,3 no-stuffed)
Apple Implementation:28x 22UF 0603 per Harold
18x 10UF 0603 placed inside socket cavity


Layout Note: These caps should be placed symmetrically on Top and Bottom sides.
BULK CAPS ON CPU VREG PAGE 71





Memory (CPU VCCDDR) DECOUPLING


Intel Recommendation:9x 22UF 0805 near CPU power pins
Apple Implementation:9x 22UF 0603 per Harold
Layout Note: These caps should be placed symmetrically on Top and Bottom sides.






SYNC MASTER=J78_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
CPU DECOUPLING			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-XXXX		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		5.0.0
	BRANCH		proto2
PAGE		10 OF 137	
SHEET		10 OF 115	

















SYNC MASTER=J78 MLB			SYNC DATE=02/21/2014		
PAGE TITLE					
PCH DECOUPLING					
 Apple Inc.			DRAWING NUMBER		SIZE
			051-XXXX		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		
			5.0.0		
			BRANCH		
			proto2		
			PAGE		
			17 OF 137		
			SHEET		
			17 OF 115		


System 25MHz Clock Generator




PCH Reset Button




RTC Power Sources



PCH RTC Crystal




Clock series termination





PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0090	1	RES,10K OHM,402	R1930	RTCRST:Y
132S1059	1	CAP,0.1 UF,402	R1931	RTCRST:Y
116S0090	1	RES,10K OHM,402	R1931	RTCRST:N

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Chipset Support			
	Apple Inc.	DRAWING NUMBER	051-XXXX
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	5.0.0
		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	19 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Platform Reset Connections

GPIO Glitch Prevention

JTAG GPIO Isolation due to glitch in and out of sleep

NOTE: TCK from PCH is Push-Pull CMOS
NOTE: TMS/TDI from PCH is Open Drain
NOTE: TDO from CR is Push-Pull CMOS

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Project Chipset Support			
	Apple Inc.	DRAWING NUMBER	051-XXXX
		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	20 OF 137
		SHEET	20 OF 115


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.



```
MEMVTT_EN = PLT_RESET_L * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L
```



MEM S0 "PGOOD" FOR CPU



MEMVTT Clamp
Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
to	1	0	1	1	1	1
2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=j78 MLB

SYNC DATE=02/21/2014

CPU Memory S3 Support

Apple Inc.

051-XXXX

5.0.0

proto2

21 OF 137

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

21 OF 115

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.


CPU-Based Margining

FETs for CPU isolation during S3




DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.




VRef Dividers


Always used, regardless of margining option.





	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
	DDR3 (1.5V)		DDR3L (1.35V)		
Nominal value	0.750V (DAC: 0x3A = 0.747mV)		0.675V (DAC: 0x34 = 0.670mV)		1.500V (DAC: 0x74 = 1.495V)
Margined target:	0.300V - 1.200V (+/- 450mV)		0.275V - 1.075V (+/- 400mV)		1.200V - 1.800V (+/- 300mV)
DAC range:	0.000V - 1.508V (0x00 - 0x75)		0.000V - 1.354V (0x00 - 0x69)		0.000V - 3.004V (0x00 - 0xE9)
Margined range:	0.299V - 1.206V (+/- 453mV)		0.269V - 1.083V (+/- 406mV)		0.932V - 1.760V (+/- 414mV)
VRef current:	+901uA - -911uA (- = sourced)		+811uA - -816uA (- = sourced)		+36uA - -36uA (- = sourced)
DAC step size:	7.68mV / step @ output		7.67mV / step @ output		3.923mV / step @ output


NOTE: DDR3 assumes TP51916 supply with 10.0k/49.9k divider
DDR3L assumes TP51916 supply with 19.6k/57.6k divider

SYNC MASTER=J75 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 VREF MARGINING			
	DRAWING NUMBER	051-XXXX	SIZE D
	REVISION	5.0.0	
	BRANCH	proto2	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		22 OF 137	
SHEET		22 OF 115	





SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 SO-DIMM CONNECTOR B SLOT0			
		DRAWING NUMBER 051-XXXX	
Apple Inc.		D	
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH proto2	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE 25 OF 137	
PROPRIETARY PROPERTY OF APPLE INC.		SHEET 25 OF 115	
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- PP1V5_S0_MEM_B
- PPVDDO_S3_MEM_B
- PPDDRVT S0_MEM_B
- PP3V3_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:


- I2C_SODIMM_SCL
- I2C_SODIMM_SDA

BOM options provided by this page:

(NONE)

P/N: 516S1019




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 SO-DIMM CONNECTOR B SLOT1		DRAWING NUMBER	
	Apple Inc.	051-XXXX	SIZE
		REVISION	D
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8		7		6		5		4		3		2		1	
THERE ARE NO PIN SWAPS															
D	99 7	MEM A DQS N<0>													
	99 7	MEM A DQS P<0>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<7>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<6>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<5>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<4>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<3>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<2>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<1>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<0>	MAKE_BASE=TRUE												
	99 7	MEM A DQS N<1>	MAKE_BASE=TRUE												
	99 7	MEM A DQS P<1>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<15>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<14>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<13>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<12>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<11>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<10>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<9>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<8>	MAKE_BASE=TRUE												
	99 7	MEM A DQS N<2>	MAKE_BASE=TRUE												
	99 7	MEM A DQS P<2>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<23>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<22>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<21>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<20>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<19>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<18>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<17>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<16>	MAKE_BASE=TRUE												
	99 7	MEM A DQS N<3>	MAKE_BASE=TRUE												
	99 7	MEM A DQS P<3>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<31>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<30>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<29>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<28>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<27>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<26>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<25>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<24>	MAKE_BASE=TRUE												
	99 7	MEM A DQS N<4>	MAKE_BASE=TRUE												
	99 7	MEM A DQS P<4>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<39>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<38>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<37>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<36>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<35>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<34>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<33>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<32>	MAKE_BASE=TRUE												
	99 7	MEM A DQS N<5>	MAKE_BASE=TRUE												
	99 7	MEM A DQS P<5>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<47>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<46>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<45>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<44>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<43>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<42>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<41>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<40>	MAKE_BASE=TRUE												
	99 7	MEM A DQS N<6>	MAKE_BASE=TRUE												
	99 7	MEM A DQS P<6>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<55>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<54>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<53>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<52>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<51>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<50>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<49>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<48>	MAKE_BASE=TRUE												
	99 7	MEM A DQS N<7>	MAKE_BASE=TRUE												
	99 7	MEM A DQS P<7>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<63>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<62>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<61>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<60>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<59>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<58>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<57>	MAKE_BASE=TRUE												
	99 7	MEM A DQ<56>	MAKE_BASE=TRUE												
	99 7	MEM B DQS N<0>	MAKE_BASE=TRUE												
	99 7	MEM B DQS P<0>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<7>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<6>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<5>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<4>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<3>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<2>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<1>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<0>	MAKE_BASE=TRUE												
	99 7	MEM B DQS N<1>	MAKE_BASE=TRUE												
	99 7	MEM B DQS P<1>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<15>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<14>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<13>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<12>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<11>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<10>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<9>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<8>	MAKE_BASE=TRUE												
	99 7	MEM B DQS N<2>	MAKE_BASE=TRUE												
	99 7	MEM B DQS P<2>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<23>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<22>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<21>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<20>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<19>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<18>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<17>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<16>	MAKE_BASE=TRUE												
	99 7	MEM B DQS N<3>	MAKE_BASE=TRUE												
	99 7	MEM B DQS P<3>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<31>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<30>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<29>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<28>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<27>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<26>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<25>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<24>	MAKE_BASE=TRUE												
	99 7	MEM B DQS N<4>	MAKE_BASE=TRUE												
	99 7	MEM B DQS P<4>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<39>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<38>	MAKE_BASE=TRUE												
	99 7	MEM B DQ<37>	MAKE_BASE=TRUE												

SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

DDR3 ALIASES AND BITSWAPS

 Apple Inc.

DRAWING NUMBER
051-1635


REVISION
5.0.0


BRANCH
proto2

PAGE
27 OF 137

SHEET
27 OF 115

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		Thunderbolt Host (1 of 2)	
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	28 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	28 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B


A

D

C

B


A



EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYMC PARTSHEET: THB_HCB

SYMC DATE: 02/21/2014

PAGE TITLE		
Thunderbolt Host (2 of 2)		
 Apple Inc.	DRAWING NUMBER	051-1635
	REVISION	5.0.0
	BRANCH	proto2
	PAGE	29 OF 137
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	SHEET	29 OF 115

Page Notes

```
Power aliases required by this page:
- =PPVIN_SW_TBTBST      (8-13V Boost Input)
- =PP15V_TBT_REG        (15V Boost Output)
- =PP3V3_TBT_P3V3TBTFT  (3.3V FET Input)
- =PP3V3_TBT_FET        (3.3V FET Output)
- =PP3V3_S0_TBT_PWRCTL
- =PP1V05_TBT_P1V05TBTFT (1.05V FET Input)
- =PP1V05_TBT_FET       (1.05V FET Output)
```

Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L

BOM options provided by this page:
TBTBST:Y - Stuffs 15V boost circuitry.

D

C

B


A


D


C


B

A




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Thunderbolt Connector B			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
RES(ON)	18.4 MOHM @3.3V
LOADING	2 A (BDP)

AIRPORT
BLUETOOTH


SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
AIRPORT/BT			
 Apple Inc.		DRAWING NUMBER	051-1635
		SHEET	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	35 OF 137
		SHEET	34 OF 115




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
SATA/SSD Connectors			
 Apple Inc.	DRAWING NUMBER		051-1635
	REVISION		5.0.0
	BRANCH		proto2
	PAGE		37 OF 137
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 35 OF 115	



PAGE TITLE		PAGE NUMBER	
HDD/SSD Temp Sense		051-1635	
Apple Inc.		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		proto2	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		38 OF 137	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		36 OF 115	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J78_MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Ethernet Support & Connector			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 137
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D



B


A



C


A

USB CAMERA CONTROLLER





Camera/ALS/DMIC connector


APN:518S0879





SERIAL FLASH














SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
EXTERNAL USB PORTS C & D			
 Apple Inc.	DRAWING NUMBER		8142
	051-1635		D
	REVISION		
	5.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	proto2
		PAGE	47 OF 137
		SHEET	45 OF 115

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.





PAGE TITLE		SYNC DATE=02/21/2014	
SMC Support		DRAWING NUMBER	051-1635
Apple Inc.		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	51 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	47 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A


D

C


B

A


SPI BootROM




LPC+SPI Connector




SPI Series Termination



SMC SPI Support



PAGE TITLE		PAGE NUMBER	
SPI and Debug Connector		52 OF 137	
Apple Inc.		52 OF 137	
NOTICE OF PROPRIETARY PROPERTY:		52 OF 137	
THE INFORMATION CONTAINED HEREIN IS THE		52 OF 137	
PROPERTY OF APPLE INC.		52 OF 137	
THE POSSESSOR AGREES TO THE FOLLOWING:		52 OF 137	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		52 OF 137	
II NOT TO REPRODUCE OR COPY IT		52 OF 137	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		52 OF 137	
IV ALL RIGHTS RESERVED		52 OF 137	



Line Legend


—	Master
- - -	Slave
- . - . -	Mux

These are needed in addition to TCON PU

These are needed in addition to TCON PU

ADDRESSES USED IN TCON:

In range 0x10 to 0x2F, needs clarification.

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
SMBus Connections			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
		BRANCH	proto2
NOTICE OF PROPRIETARY PROPERTY:		PAGE	53 OF 137
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		SHEET	49 OF 115

D


C

B


A

8 7 6 5 4 3 2 1


12V G3H (VD2R:ADC0/ID2R:ADC1) AC/DC lowside sense (System total)




GPU Core (VG1C:ADC2/IG1C:ADC3)
GPU highside sense for GPU Core Regulator



GPU AUX RAILS (IG1A:ADC19)
GPU highside sense for GPU 0.9V & 1.8V VR




PP3V3_S4_AP (IW0R:ADC16) Airport supply current sense




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	1	CAP, 0.22UF, 201	C5435	AP_ISNS:Y
117S0201	1	RES, 0 OHM, 201	C5435	AP_ISNS:N


GPU Core - Alt (VG0C:ADC12/IG0C:ADC13)
Alternate low side V-sense and IMON amp




GPU FB (VG1F:ADC8/IG1F:ADC9)
GPU highside sense for GPU Frame Buffer 1.5V VDDQ Regulator




CPU Core (VC0C:ADC10/IC0C:ADC11)




PP1V05_S0_PCH (VR1R:ADC18)
I/V-sense for PP1V05_S0_PCH



HDD S0 (VH05:ADC14/IH05:ADC15)
I/V-sense for HDD (Development, but need R5420)



PP12V_S0_HDD (IH02:ADC17) HDD 12V CURRENT SENSE



SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

PAGE TITLE

I and V Sense

Apple Inc.

DRAWING NUMBER
051-1635

REVISION
5.0.0

BRANCH
proto2

PAGE
54 OF 137

SHEET
50 OF 115

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PP1V5_S0 (VC0M:ADC4/ IC0M:ADC5)

lowside sense for VCCVRM,PCH,CPU mem, audio




VDDQ S3 (VM0R:ADC6/ IM0R:ADC7)

VDDQ lowside sense for SO-DIMM modules




SSD S0 (VR3R:ADC20 / IH1R:ADC21)

I-sense for SSD / V-sense for PP3V3_S5)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0304	2	CAP,0.22UF,201	C5525,C5526	SSD:Y
117S0201	2	RES,0 OHM,201	C5525,C5526	SSD:N


GPU_VDDCI S0 (VG0S:ADC22 /IG0S: ADC23)



Current Sensing via RA500 : 0.5_mOHM

GPU VR OVER CURRENT WARNING



SYNC MASTER=J78 NAT		SYNC DATE=12/09/2013	
PAGE TITLE			
I and V Sense(Continued)			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	51 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B








A

D

C


B

A




TEMP SENSOR T2 EMC1428: NEAR GPU VR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode





SNS T2: TEMP SENSOR IC





NEED TO FIND LOCATION


EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93



Temperature Sensor T1 EMC1414: Near PSU Conn



Note:
Internal sensor of the EMC 1414 will be used as MLB sensor.
MLB PROX 0 (Tm0p)


SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Temperature Sensors			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	56 OF 137
		SHEET	52 OF 115




The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.


Otherwise, this is simply a pass-FET.
See RADAR: 10565825- D7: Need scematic and PCB file of fan(All Vendors).



Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		System Fan	
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1635	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION	
		5.0.0	
		BRANCH	
		proto2	
		PAGE	
		60 OF 137	
		SHEET	
		53 OF 115	



LEFT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~4 HZ (1.0 UF)

D

D

C

C

B

B

A

A

INPUT POLARITY FLIP OK -- TRUE DIFF INPUTS

OUTPUT POLARITY FLIP TO
MAKE LAYOUT MORE LOGICAL

PINS 14 & 15 ARE TEST PINS AND
SHOULD BE TIED TO GND

EDGE RATE
CONTROL
ON
OFF

R6304


R6305

AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION

GAIN
+9 DB
+12 DB
+15 DB
+18 DB
+24 DB

R6306
NOSTUFF
NOSTUFF
NOSTUFF
NOSTUFF
NOSTUFF

R6307
0 OHM
47 KOHM
NOSTUFF
NOSTUFF
NOSTUFF

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
AUDIO: LEFT SPKR AMP			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	5.0.0
		BRANCH	proto2
		PAGE	63 OF 137
		SHEET	56 OF 115

RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~4 HZ (1.0 UF)

D

D

C


C

B

B

A

A



PINS 14 & 15 ARE TEST PINS AND
SHOULD BE TIED TO GND


EDGE RATE CONTROL
ON 0 OHM
OFF NOSTUFF


R6404 0 OHM
R6405 NOSTUFF

AUD_RAMP_MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION

GAIN
+9 DB
+12 DB
+15 DB
+18 DB
+24 DB

R6406 NOSTUFF
R6407 47 KOHM
R6408 NOSTUFF
R6409 47 KOHM
R6410 NOSTUFF



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
AUDIO: RIGHT SPKR AMP			
 Apple Inc.		DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
		BRANCH	proto2
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	64 OF 137
		SHEET	57 OF 115


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---






C

B



IPHS HS Detect Debounce CKT



Target Display Mode Detect




PAGE TITLE		PAGE NUMBER	
AUDIO: Detects/Grounding		051-1635	
Apple Inc.		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		proto2	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		67 OF 137	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		60 OF 115	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




D8:CONTROLLER CHANGE FOR 3.42V SMC SUPPLY RDAR://11003901

3.425V "G3Hot" Regulator

```
Max avg current:    0.04 A (BUDGET)
Max peak current:   0.10 A (BUDGET)
OC trip point:      ? A (nom)/? A (min)
Switching freq:      ? kHz
```



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Power Connectors / VReg G3Hot			
 Apple Inc.		DRAWING NUMBER 051-1635	SIZE D
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		proto2 PAGE 69 OF 137 SHEET 62 OF 115	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

C

B


A




C

B

A

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		PAGE NO	
VReg CPU VCC Cntl			
 Apple Inc.		DRAWING NUMBER 051-1635	
		SIZE D	
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		proto2	
		PAGE 70 OF 137	
		SHEET 63 OF 115	



SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

VReg CPU VCC Phases

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-1635	SIZE	D
REVISION	5.0.0	BRANCH	proto2
PAGE	71 OF 137	SHEET	64 OF 115

D

C

B


A



C

B

A

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
VReg VDDQ S3			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1635	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		5.0.0	
		BRANCH	
		proto2	
		PAGE	
		73 OF 137	
		SHEET	
		66 OF 115	

3.3V S5 Regulator


OC trip point: $12.5 \text{ A} = \frac{R7618 * 10 \text{ E-6}}{\text{DCR}(\text{L7610})}$

Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7633}$


5V S4 Regulator

OC trip point: $14.1 \text{ A} = \frac{R7658 * 10 \text{ E-6}}{\text{DCR}(\text{L7650})}$


Switching freq: $356 \text{ kHz} = \frac{1}{170 \text{ E-12} * R7673}$




SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE		VReg 3.3V S5/5V S4	
Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	76 OF 137
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 115
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1073	376S1256		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8201 TO FB8211



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
BACKLIGHT DRIVER 2			
 Apple Inc.	DRAWING NUMBER	051-1635	SIZE D
	REVISION	5.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
	BRANCH	proto2	
	PAGE	82 OF 137	
	SHEET	70 OF 115	



SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE 1 of 1			
FET-Controlled S0 and S4			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-1635		D
	REVISION		
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		proto2	
		PAGE	
		84 OF 137	
		SHEET	
		71 OF 115	

D



B

A



5




3



ALL_SYS_PWRGD, PCH_PWROK & SYS_PWROK Generation

PCH Power Goods



Resume Reset


Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8


Note:
THE IMAC J78 DESIGNS DOES NOT SUPPORT DEEP SX MODES SO BOTH DPWROK AND RSMRST# signals are shorted together

Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading


Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.







GPU VDDC/VDDCI DECOUPLING





PLACE CLOSE TO GPU





DRAWING LAST MODIFIED=Mon Feb 24 09:58:28 2014	
SYNC MASTER=J78 NAT SYNC DATE=12/09/2013	
PAGE TITLE GPU: CORE VDDC/VDDCI	
Apple Inc.	DRAWING NUMBER 051-1635
	REVISION 5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH proto2
	PAGE 88 OF 137
SHEET 75 OF 115	

















[illegible]



Page Notes	
Power aliases required by this page:	
- GPU_VDD1_P0_P00	
- GPU_VDD1_P0_P01	
- GPU_VDD1_P0_P02	
Signal aliases required by this page:	
(NONE)	
MCM options provided by this page:	
(NONE)	

GPU: STRAPS, SENSORS, ROM	
Apple Inc.	DRAWING NUMBER 051-1635
	REVISION 5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH proto2
	PAGE 98 OF 137
SHEET 85 OF 115	



DRAWING


LAST MODIFIED=Mon Feb 24 09:58:35 2014

SYNC MASTER=J78 PETER

SYNC DATE=11/13/2013

PAGE TITLE

GPU: GNDS & UNUSED

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-1635

SIZE

D

REVISION

5.0.0

BRANCH

proto2

PAGE

99 OF 137

SHEET


86 OF 115


O/P= PPGPUCORE_S0_REG

```


GPUCORE
VOUT    = VCORE
PEAK    = 180A
AVG     = 150A

```






DRAWING LAST MODIFIED=Mon Feb 24 09:58:36 2014	
SPEC MASTER=J78 NAT	SYNC DATE=02/13/2014
GPU VR: CORE PHASES CONT	
Apple Inc.	
051-1635	SIZE D
5.0.0	REVISION
proto2	BRANCH
103 OF 137	PAGE
89 OF 115	SHEET
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	





DRAWING LAST MODIFIED=Mon Feb 24 09:58:36 2014	
SYNC MASTER=J78 MLE	
PAGE TITLE GPU VR: VDDQ	
Apple Inc.	DRAWING NUMBER 051-1635
	REVISION 5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH proto2
	PAGE 104 OF 137
SHEET 90 OF 115	




GPU VDDC (0.95V) S0 REGULATOR


Max avg current: 8.10 A (BUDGET)
Max peak current: 8.50 A (BUDGET)
OC trip point: ? A (min)/? A (max)
Switching freq: 500 kHz




DRAWING LAST MODIFIED=Mon Feb 24 09:58:37 2014			
SYNC MASTER=J78 MLE		SYNC DATE=02/21/2014	
PAGE TITLE			
GPU VR: 0V95			
	DRAWING NUMBER		051-1635
	REVISION		5.0.0
	BRANCH		proto2
	PAGE		106 OF 137
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		92 OF 115	

1.8V S0 Regulator
Max avg current: 2.4 A (BUDGET)
Max peak current: 3 A (BUDGET)
OC trip point: ? A (nom)/? A (min)
Switching freq: ? kHz




<u>DRAWING</u> LAST MODIFIED=Mon Feb 24 09:58:37 2014			
SYNC MASTER=j78 MLE		SYNC DATE=02/21/2014	
PAGE TITLE			
GPU VR: 1V8			
 Apple Inc.	DRAWING NUMBER		051-1635
	REVISION		5.0.0
	BRANCH		proto2
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		107 OF 137	
SHEET		93 OF 115	



SYNC MASTER=j78 MLB

SYNC DATE=11/20/2013

Power Connectors/Aliases

 Apple Inc.

DRAWING NUMBER
051-1635

SIZE
D


REVISION
5.0.0

BRANCH
proto2

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
110 OF 137


SHEET
94 OF 115



8	7	6	5	4	3	2	1
CPU Reserved							
102 18 6 CPU CFG<15...12> == TP CPU CFG<15...12> MAKE_BASE=TRUE NO_TEST=TRUE							
CPU Memory							
7 TP MEM A DOS N<8> == NC MEM A DOSNX<8> MAKE_BASE=TRUE NO_TEST=TRUE							
7 TP MEM A DOS P<8> == NC MEM A DOSEPX<8> MAKE_BASE=TRUE NO_TEST=TRUE							
7 TP MEM B DOS N<8> == NC MEM B DOSNX<8> MAKE_BASE=TRUE NO_TEST=TRUE							
7 TP MEM B DOS P<8> == NC MEM B DOSFPX<8> MAKE_BASE=TRUE NO_TEST=TRUE							
PCH PCIe							
11 TP PCIe CLK100M PE4N == NC PCIe CLK100M PE4NX MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCIe CLK100M PE4P == NC PCIe CLK100M PE4PX MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCIe CLK100M PE5N == NC PCIe CLK100M PE5NX MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCIe CLK100M PE5P == NC PCIe CLK100M PE5PX MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCIe CLK100M PE7N == NC PCIe CLK100M PE7NX MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCIe CLK100M PE7P == NC PCIe CLK100M PE7PX MAKE_BASE=TRUE NO_TEST=TRUE							
PCH Clocks							
11 TP PCH GPIO64 CLKOUTFLEX0 == NC PCH GPIO64 CLKOUTFLEX0 MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCH GPIO65 CLKOUTFLEX1 == NC PCH GPIO65 CLKOUTFLEX1 MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCH GPIO66 CLKOUTFLEX2 == NC PCH GPIO66 CLKOUTFLEX2 MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCH GPIO67 CLKOUTFLEX3 == NC PCH GPIO67 CLKOUTFLEX3 MAKE_BASE=TRUE NO_TEST=TRUE							
TP ITPXDP CLK100MP == ITPXDP CLK100M P 11 102 MAKE_BASE=TRUE NO_TEST=TRUE							
TP ITPXDP CLK100MN == ITPXDP CLK100M N 11 102 MAKE_BASE=TRUE NO_TEST=TRUE							
PCH PCI							
13 TP LPC DREQ0 L == NC LPC DREQ0 L MAKE_BASE=TRUE NO_TEST=TRUE							
PCH Miscellaneous							
11 TP HDA SDIN1 == NC HDA SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP HDA SDIN2 == NC HDA SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP HDA SDIN3 == NC HDA SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCI CLK33M OUT2 == NC PCI CLK33M OUT2 MAKE_BASE=TRUE NO_TEST=TRUE							
11 TP PCI CLK33M OUT3 == NC PCI CLK33M OUT3 MAKE_BASE=TRUE NO_TEST=TRUE							
11 PEG CLKREQ L == NC PEG CLKREQ L MAKE_BASE=TRUE NO_TEST=TRUE							
AUDIO MISC							
109 42 AUDIO MUTE L == NC AUDIO MUTE L MAKE_BASE=TRUE NO_TEST=TRUE							
109 42 AUDIO SCLK == NC AUDIO SCLK MAKE_BASE=TRUE NO_TEST=TRUE							
109 42 AUDIO WS == NC AUDIO WS MAKE_BASE=TRUE NO_TEST=TRUE							
8	7	6	5	4	3	2	1

8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A
8	7	6	5	4	3	2	1

VINAFIX

SYNC MASTER=J75 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
Functional / ICT Test			
 Apple Inc.		DRAWING NUMBER	051-1635
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto2
		PAGE	115 OF 137
		SHEET	97 OF 115

J17 BOARD SPECIFIC PHYSICAL AND SPACING CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, BGA_TBT, BGA_VRAM	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	0.070 MM	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.185 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	ISL5, ISL8	Y	0.205 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP, BOTTOM	Y	0.220 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.150 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	ISL5, ISL8	Y	0.165 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP, BOTTOM	Y	0.175 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALL IN ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.130 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	ISL5, ISL8	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP, BOTTOM	Y	0.155 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.115 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	ISL5, ISL8	Y	0.126 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.090 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	ISL5, ISL8	Y	0.100 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.105 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	ISL5, ISL8	Y	0.080 MM	0.080 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.171 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM
68_OHM_DIFF	TOP,BOTTOM	Y	0.185 MM	0.085 MM	=STANDARD	0.150 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.136 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.141 MM	0.085 MM	=STANDARD	0.185 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.121 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.109 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.086 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.090 MM	0.085 MM	=STANDARD	0.230 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	TOP,BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3,ISL10	0.101 MM	?
1X_DIELECTRIC	*	0.076 MM	?

Board Stack-up

FINISHED BOARD THICKNESS: 1.94 MM

Layer	Material	Thickness
Top	Signal	0.5 oz (Cu plated)
	Prepreg	0.071 MM
2	Plane	1 oz
	Core	0.101 MM
3	Signal	0.5 oz
	Prepreg	0.115 MM
4	Plane	1 oz
	Core	0.076 MM
5	Signal	0.5 oz
	Prepreg	0.380 MM
6	Plane	1 oz
	Core	0.076 MM
7	Plane	1 oz
	Prepreg	0.380 MM
8	Signal	0.5 oz
	Core	0.076 MM
9	Plane	1 oz
	Prepreg	0.115 MM
10	Signal	0.5 oz
	Core	0.101 MM
11	Plane	1 oz
	Prepreg	0.071 MM
Btm	Signal	0.5 oz (Cu plated)

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_ISO	*	=STANDARD	8000
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100

GENERIC

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GENERIC_ISO	*	=1:1_SPACING	?

BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
J17 RULE DEFINITIONS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1635	D
		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			proto2
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II. NOT TO REPRODUCE OR COPY IT			120 OF 137
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV. ALL RIGHTS RESERVED			98 OF 115

DDR3

DDR3-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DDR_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
DDR_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
DDR_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
DDR_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM
DDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
DDR_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
DDR_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Minimum diff spacing is 4 mil
Table 4-5, Intel Doc# 486712

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
POWER_DDR_P4MM	*	Y	0.400 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_DDR	*	POWER_DDR_P4MM
DDR_CLK_PHY	*	DDR_68D
DDR_CTRL_PHY	*	DDR_39S
DDR_CMD_PHY	*	DDR_34S
DDR_DQ_PHY	*	DDR_42S
DDR_DSOS_PHY	*	DDR_42S_D
DDR_COMP_PHY	*	DDR_COMP

DDR3 Power-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_DDR	*	=2:1_SPACING	?

DDR3-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DDR_CLK_ISO	*	=5:1_SPACING	?
DDR_CTRL_ISO	*	=3.5:1_SPACING	?
DDR_CTRL2CTRL	*	=2.5:1_SPACING	?
DDR_CMD_ISO	*	=3.5:1_SPACING	?
DDR_CMD2CMD	*	=2:1_SPACING	?
DDR_DATA_ISO	*	=3:1_SPACING	?
DDR_DQ2DQ	*	=2:1_SPACING	900
DDR_DQ2DQS	*	=3:1_SPACING	?
DDR_BL2BL	*	=3:1_SPACING	?
DDR_CH2CH	*	=6.5:1_SPACING	?
DDR_COMP_ISO	*	0.381 MM	?

Main Segment Min Spacing Rules (mils) (Shark Bay PDG, Intel Doc# 486712)

Table	Trace	Design	Iso	Design	Comments
4-2	4	(diff)	15	19.69	CLK trace spacing controlled by =68_OHM_DIFF
4-3	8	9.84	12	13.78	
4-4	6	7.87	12	13.78	
4-5	8.5	7.87	12	11.81	DQ or DQS to other signals not in the same bytelane (but not ch)
					DQ to DQ in the same bytelane of the same channel
			10	11.81	DQ to DQS in the same bytelane of the same channel
			12	11.81	DQ or DQS in different bytelanes of the same channel
			25	25.59	DQ or DQS in different channels
			-	25.59	DDR3 to any other signal not DDR3

Constraints

Clocks: CK[3:0], CK#[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CLK	*	*	DDR_CLK_ISO

Control: CS#[3:0], CKE[3:0], ODT[3:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CTRL	*	*	DDR_CTRL_ISO
DDR_CTRL	DDR_CTRL	*	DDR_CTRL2CTRL

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_CMD	*	*	DDR_CMD_ISO
DDR_CMD	DDR_CMD	*	DDR_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_COMP	*	*	DDR_COMP_ISO

```
Data: DQS[7:0], DQS#[7:0], DQ[63:0]
```

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DDR_A_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_A_DQS*	*	*	DDR_DATA_ISO
DDR_B_DQ_BYTE*	*	*	DDR_DATA_ISO
DDR_B_DQS*	*	*	DDR_DATA_ISO
DDR_*_DQ_BYTE*	=SAME	*	DDR_DQ2DQ
DDR_A_DQ_BYTE*	DDR_A_DQS*	*	DDR_DQ2DQS
DDR_A_DQ_BYTE*	DDR_A_DQ_BYTE*	*	DDR_BL2BL
DDR_B_DQ_BYTE*	DDR_B_DQS*	*	DDR_DQ2DQS
DDR_B_DQ_BYTE*	DDR_B_DQ_BYTE*	*	DDR_BL2BL
DDR_A_*	DDR_B_*	*	DDR_CH2CH

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1):

Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2):


Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3):

In order for the constraints `DDR_*_DQ_BYTE* to =SAME` to win out over `DDR_{A,B}_DQ_BYTE* to DDR_{A,B}_DQ_BYTE*` so that the small intra-bytelane spacing is used, the spacing rule `DDR_DQ2DQ` must have a weight greater than `DDR_BL2BL`.

DDR3

Electrical Constraint Set		Physical	Spacing	
Channel A				
EN00	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<1..0>
EN01	DDR_A_CLK0	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<1..0>
EN02	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK P<3..2>
EN03	DDR_A_CLK1	DDR_CLK_PHY	DDR_CLK	MEM A CLK N<3..2>
EN04	DDR_A_CTL0	DDR_CTL_PHY	DDR_CTL	MEM A CKE<1..0>
EN05	DDR_A_CTL0	DDR_CTL_PHY	DDR_CTL	MEM A CS L<1..0>
EN06	DDR_A_CTL0	DDR_CTL_PHY	DDR_CTL	MEM A ODT<1..0>
EN07	DDR_A_CTL1	DDR_CTL_PHY	DDR_CTL	MEM A CKE<3..2>
EN08	DDR_A_CTL1	DDR_CTL_PHY	DDR_CTL	MEM A CS L<3..2>
EN09	DDR_A_CTL1	DDR_CTL_PHY	DDR_CTL	MEM A ODT<3..2>
EN10	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A A<15..0>
EN11	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A BA<2..0>
EN12	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A RAS L
EN13	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A CAS L
EN14	DDR_A_CMD	DDR_CMD_PHY	DDR_CMD	MEM A WE L
EN15	DDR_A_DQ_BVTT0	DDR_DQ_PHY	DDR_A_DQ_BVTT0	MEM A DQ<7..0>
EN16	DDR_A_DQ_BVTT1	DDR_DQ_PHY	DDR_A_DQ_BVTT1	MEM A DQ<15..8>
EN17	DDR_A_DQ_BVTT2	DDR_DQ_PHY	DDR_A_DQ_BVTT2	MEM A DQ<23..16>
EN18	DDR_A_DQ_BVTT3	DDR_DQ_PHY	DDR_A_DQ_BVTT3	MEM A DQ<31..24>
EN19	DDR_A_DQ_BVTT4	DDR_DQ_PHY	DDR_A_DQ_BVTT4	MEM A DQ<39..32>
EN20	DDR_A_DQ_BVTT5	DDR_DQ_PHY	DDR_A_DQ_BVTT5	MEM A DQ<47..40>
EN21	DDR_A_DQ_BVTT6	DDR_DQ_PHY	DDR_A_DQ_BVTT6	MEM A DQ<55..48>
EN22	DDR_A_DQ_BVTT7	DDR_DQ_PHY	DDR_A_DQ_BVTT7	MEM A DQ<63..56>
EN23	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS P<0>
EN24	DDR_A_DQS0	DDR_DQS_PHY	DDR_A_DQS0	MEM A DQS N<0>
EN25	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS P<1>
EN26	DDR_A_DQS1	DDR_DQS_PHY	DDR_A_DQS1	MEM A DQS N<1>
EN27	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS P<2>
EN28	DDR_A_DQS2	DDR_DQS_PHY	DDR_A_DQS2	MEM A DQS N<2>
EN29	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS P<3>
EN30	DDR_A_DQS3	DDR_DQS_PHY	DDR_A_DQS3	MEM A DQS N<3>
EN31	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS P<4>
EN32	DDR_A_DQS4	DDR_DQS_PHY	DDR_A_DQS4	MEM A DQS N<4>
EN33	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS P<5>
EN34	DDR_A_DQS5	DDR_DQS_PHY	DDR_A_DQS5	MEM A DQS N<5>
EN35	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS P<6>
EN36	DDR_A_DQS6	DDR_DQS_PHY	DDR_A_DQS6	MEM A DQS N<6>
EN37	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS P<7>
EN38	DDR_A_DQS7	DDR_DQS_PHY	DDR_A_DQS7	MEM A DQS N<7>
Channel B				
EN39	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<1..0>
EN40	DDR_B_CLK0	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<1..0>
EN41	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK P<3..2>
EN42	DDR_B_CLK1	DDR_CLK_PHY	DDR_CLK	MEM B CLK N<3..2>
EN43	DDR_B_CTL0	DDR_CTL_PHY	DDR_CTL	MEM B CKE<1..0>
EN44	DDR_B_CTL0	DDR_CTL_PHY	DDR_CTL	MEM B CS L<1..0>
EN45	DDR_B_CTL0	DDR_CTL_PHY	DDR_CTL	MEM B ODT<1..0>
EN46	DDR_B_CTL1	DDR_CTL_PHY	DDR_CTL	MEM B CKE<3..2>
EN47	DDR_B_CTL1	DDR_CTL_PHY	DDR_CTL	MEM B CS L<3..2>
EN48	DDR_B_CTL1	DDR_CTL_PHY	DDR_CTL	MEM B ODT<3..2>
EN49	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B A<15..0>
EN50	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B BA<2..0>
EN51	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B RAS L
EN52	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B CAS L
EN53	DDR_B_CMD	DDR_CMD_PHY	DDR_CMD	MEM B WE L
EN54	DDR_B_DQ_BVTT0	DDR_DQ_PHY	DDR_B_DQ_BVTT0	MEM B DQ<7..0>
EN55	DDR_B_DQ_BVTT1	DDR_DQ_PHY	DDR_B_DQ_BVTT1	MEM B DQ<15..8>
EN56	DDR_B_DQ_BVTT2	DDR_DQ_PHY	DDR_B_DQ_BVTT2	MEM B DQ<23..16>
EN57	DDR_B_DQ_BVTT3	DDR_DQ_PHY	DDR_B_DQ_BVTT3	MEM B DQ<31..24>
EN58	DDR_B_DQ_BVTT4	DDR_DQ_PHY	DDR_B_DQ_BVTT4	MEM B DQ<39..32>
EN59	DDR_B_DQ_BVTT5	DDR_DQ_PHY	DDR_B_DQ_BVTT5	MEM B DQ<47..40>
EN60	DDR_B_DQ_BVTT6	DDR_DQ_PHY	DDR_B_DQ_BVTT6	MEM B DQ<55..48>
EN61	DDR_B_DQ_BVTT7	DDR_DQ_PHY	DDR_B_DQ_BVTT7	MEM B DQ<63..56>
EN62	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS P<0>
EN63	DDR_B_DQS0	DDR_DQS_PHY	DDR_B_DQS0	MEM B DQS N<0>

SYNC MASTER=J78 MLE		SYNC DATE=02/21/2014	
PAGE TITLE			
DDR3 Constraints			
 Apple Inc.		DRAWING NUMBER 051-1635	
		SIZE D	
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		proto2 PAGE 121 OF 137 SHEET 99 OF 115	

PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALL ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_R2D_80D	*	=80_OHM_DIFF	0.12 MM	=80_OHM_DIFF	=80_OHM_DIFF	0.12 MM	=80_OHM_DIFF
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCIE_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE3_PHY	*	PCIE_80D
PCIE3_R2D_PHY	*	PCIE_R2D_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	PCIE_COMP

PCIE and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO
PEG_R2D	PEG_R2D	*	PEG_SAME_DIR
PEG_D2R	PEG_D2R	*	PEG_SAME_DIR
PEG_D2R	PEG_R2D	*	PEG_ALT_DIR
PEG_D2R	POWER	*	PEG2PWR_ISO
PEG_R2D	POWER	*	PEG2PWR_ISO
PEG_D2R	VR_SWITCH	*	PEG2VR_ISO
PEG_R2D	VR_SWITCH	*	PEG2VR_ISO
PEG_D2R	*	*	PEG_ISO
PEG_R2D	*	*	PEG_ISO

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG*	GDDR*	*	PEG_GDDR_ISO

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)


Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
R447	PCIE_GEN3_R2D	PCIE3_R2D_PHY	SEG_R2D	PEG R2D P<15>
R448	PCIE_GEN3_R2D	PCIE3_R2D_PHY	SEG_R2D	PEG R2D N<15>
R449		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C P<15>
R450		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C N<15>
R451	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R P<15>
R452	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R N<15>
R453		PCIE3_PHY	SEG_D2R	PEG D2R C P<15>
R454		PCIE3_PHY	SEG_D2R	PEG D2R C N<15>
R455		PCIE3_PHY	SEG_D2R	
R456	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D P<14>
R457	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D N<14>
R458		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C P<14>
R459		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C N<14>
R460	PCIE_GEN3_D2R	PCIE3_PHY	SEG_D2R	PEG D2R P<14>
R461	PCIE_GEN3_D2R	PCIE3_PHY	SEG_D2R	PEG D2R N<14>
R462		PCIE3_PHY	SEG_D2R	PEG D2R C P<14>
R463		PCIE3_PHY	SEG_D2R	PEG D2R C N<14>
R464		PCIE3_PHY	SEG_D2R	
R465	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D P<13>
R466	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D N<13>
R467		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C P<13>
R468		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C N<13>
R469	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R P<13>
R470	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R N<13>
R471		PCIE3_PHY	SEG_D2R	PEG D2R C P<13>
R472		PCIE3_PHY	SEG_D2R	PEG D2R C N<13>
R473		PCIE3_PHY	SEG_D2R	
R474	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D P<12>
R475	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D N<12>
R476		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C P<12>
R477		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C N<12>
R478	PCIE_GEN3_D2R	PCIE3_PHY	SEG_D2R	PEG D2R P<12>
R479	PCIE_GEN3_D2R	PCIE3_PHY	SEG_D2R	PEG D2R N<12>
R480		PCIE3_PHY	SEG_D2R	PEG D2R C P<12>
R481		PCIE3_PHY	SEG_D2R	PEG D2R C N<12>
R482		PCIE3_PHY	SEG_D2R	
R483	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D P<11>
R484	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D N<11>
R485		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C P<11>
R486		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C N<11>
R487	PCIE_GEN3_D2R	PCIE3_PHY	SEG_D2R	PEG D2R P<11>
R488	PCIE_GEN3_D2R	PCIE3_PHY	SEG_D2R	PEG D2R N<11>
R489		PCIE3_PHY	SEG_D2R	PEG D2R C P<11>
R490		PCIE3_PHY	SEG_D2R	PEG D2R C N<11>
R491		PCIE3_PHY	SEG_D2R	
R492	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D P<10>
R493	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D N<10>
R494		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C P<10>
R495		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C N<10>
R496	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R P<10>
R497	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R N<10>
R498		PCIE3_PHY	SEG_D2R	PEG D2R C P<10>
R499		PCIE3_PHY	SEG_D2R	PEG D2R C N<10>
R500		PCIE3_PHY	SEG_D2R	
R501	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D P<9>
R502	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D N<9>
R503		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C P<9>
R504		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C N<9>
R505	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R P<9>
R506	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R N<9>
R507		PCIE3_PHY	SEG_D2R	PEG D2R C P<9>
R508		PCIE3_PHY	SEG_D2R	PEG D2R C N<9>
R509		PCIE3_PHY	SEG_D2R	
R510	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D P<8>
R511	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHY	SEG_R2D	PEG R2D N<8>
R512		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C P<8>
R513		PCIE3_R2D_PHY	SEG_R2D	PEG R2D C N<8>
R514	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R P<8>
R515	PCIE_GEN3_D2R_RVSD	PCIE3_PHY	SEG_D2R	PEG D2R N<8>
R516		PCIE3_PHY	SEG_D2R	PEG D2R C P<8>
R517		PCIE3_PHY	SEG_D2R	PEG D2R C N<8>

PCIe (CPU)

Electrical Constraint Set		Physical	Spacing	
x16 Graphics				
REQ1	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D P<7>
REQ2	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D N<7>
REQ3	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C P<7>
REQ4	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C N<7>
REQ5	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R P<7>
REQ6	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R N<7>
REQ7	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C P<7>
REQ8	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C N<7>
REQ9	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D P<6>
REQ10	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D N<6>
REQ11	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C P<6>
REQ12	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C N<6>
REQ13	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R P<6>
REQ14	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R N<6>
REQ15	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C P<6>
REQ16	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C N<6>
REQ17	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D P<5>
REQ18	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D N<5>
REQ19	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C P<5>
REQ20	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C N<5>
REQ21	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R P<5>
REQ22	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R N<5>
REQ23	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C P<5>
REQ24	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C N<5>
REQ25	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D P<4>
REQ26	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D N<4>
REQ27	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C P<4>
REQ28	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C N<4>
REQ29	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R P<4>
REQ30	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R N<4>
REQ31	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C P<4>
REQ32	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C N<4>
REQ33	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D P<3>
REQ34	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D N<3>
REQ35	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C P<3>
REQ36	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C N<3>
REQ37	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R P<3>
REQ38	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R N<3>
REQ39	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C P<3>
REQ40	PCIE_GEN3_D2R	PCIE3_PHV	PEG_D2R	PEG_D2R C N<3>
REQ41	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D P<2>
REQ42	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D N<2>
REQ43	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C P<2>
REQ44	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C N<2>
REQ45	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R P<2>
REQ46	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R N<2>
REQ47	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C P<2>
REQ48	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C N<2>
REQ49	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D P<1>
REQ50	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D N<1>
REQ51	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C P<1>
REQ52	PCIE_GEN3_R2D	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C N<1>
REQ53	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R P<1>
REQ54	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R N<1>
REQ55	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C P<1>
REQ56	PCIE_GEN3_D2R_RVSD	PCIE3_PHV	PEG_D2R	PEG_D2R C N<1>
REQ57	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D P<0>
REQ58	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D N<0>
REQ59	PCIE_GEN3_R2D_RVSD	PCIE3_R2D_PHV	PEG_R2D	PEG_R2D C P<

SYNCH MASTER=J78 MLB		SYNCH DATE=02/21/2014	
PAGE TITLE			
CPU PCIe Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1635	D
		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED			proto2
		PAGE	122 OF 137
		SHEET	100 OF 115

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	DMI_COMP

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIe Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

PCH x1 PCIe Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?
DMI2PWR_ISO		0.5 MM	?
DMI2VR_ISO	*	1 MM	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	POWER	*	DMI2PWR_ISO
DMI_S2N	POWER	*	DMI2PWR_ISO
DMI_N2S	VR_SWITCH	*	DMI2VR_ISO
DMI_S2N	VR_SWITCH	*	DMI2VR_ISO
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DMT_COMP	*	Y	0.2032 MM	0.2032 MM	3 MM	=STANDARD	=STANDARD

PCIe (PCH)


Electrical Constraint Set	Physical	Spacing	
x4 Thunderbolt			
H37 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D P<3..0> 28
H38 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D N<3..0> 28
H39 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C P<3..0> 13 28
H40 PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D	PCIE_TBT_R2D C N<3..0> 13 28
H41 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R P<3..0> 13 28
H42 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R N<3..0> 13 28
H43 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C P<3..0> 28
H44 PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R	PCIE_TBT_D2R C N<3..0> 28
H45 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M_TBT_P 11 28
H46 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M_TBT_N 11 28
x1 AirPort			
H47 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_R2D_P 14
H48 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_R2D_N 14
H49 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_R2D_C_P 13 14
H50 PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_R2D_C_N 13 14
H51 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_D2R_P 13 14
H52 PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE	PCIE_AP_D2R_N 13 14
H53 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M_AP_P 11 14
H54 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M_AP_N 11 14
x1 Caesar IV			
H55 PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE_ENET_R2D_P 17
H56 PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE_ENET_R2D_N 17
H57 PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE_ENET_R2D_C_P 13 17
H58 PCIE_GEN2_R2D	PCIE_PHY	PCIE	PCIE_ENET_R2D_C_N 13 17
H59 PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE_ENET_D2R_P 13 17
H60 PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE_ENET_D2R_N 13 17
H61 PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE_ENET_D2R_C_P 17
H62 PCIE_GEN2_D2R	PCIE_PHY	PCIE	PCIE_ENET_D2R_C_N 17
H63 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M_ENET_P 11 17
H64 PCIE_REF_CLK	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M_ENET_N 11 17
x2 SSD			
H65 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M_SSD_P 11 17
H66 PCIE_REF_CLK_CONN	CLK_PCIE_PHY	CLK_PCIE	PCIE_CLK100M_SSD_N 11 17
PCH PCIE Compensation			
H67	COMP_DMI_PHY	COMP_PCIE	PCH_PCIE_RCOMP 13

CPU DP REF CLK

Electrical Constraint Set		Physical	Spacing	
CPU DP	REF CLK			
135P	CPU_CLK135_RLL	RC1R_BHV	CLK_RC1R	CPU_CLK135M_DPLLREF_N 6 11
135P	CPU_CLK135_RLL	RC1R_BHV	CLK_RC1R	CPU_CLK135M_DPLLREF_P 6 11
135M	CPU_CLK135_RLL	RC1R_BHV	CLK_RC1R	CPU_CLK135M_DPLLSS_N 6 11
135P	CPU_CLK135_RLL	RC1R_BHV	CLK_RC1R	CPU_CLK135M_DPLLSS_P 6 11

DMI

Electrical Constraint Set	Physical	Spacing		
DMI				
REQ1 DMI_N2S	ECTE_PHY	DMI_N2S	DMI_N2S P<3..0>	5 12
REQ2 DMI_N2S	ECTE_PHY	DMI_N2S	DMI_N2S N<3..0>	5 12
REQ3 DMI_S2N	ECTE_PHY	DMI_S2N	DMI_S2N P<3..0>	5 12
REQ4 DMI_S2N	ECTE_PHY	DMI_S2N	DMI_S2N N<3..0>	5 12
REQ5 ECTE_REF_CLK	CLK_ECTE_PHY	CLK_ECTE	DMI_CLK100M CPU P	6 11
REQ6 ECTE_REF_CLK	CLK_ECTE_PHY	CLK_ECTE	DMI_CLK100M CPU N	6 11
DMI Compensation				
REQ7	COMP_DMI_PHY	COMP_ECTE	PCH_DMI_RCOMP	12

SYNC MASTER-J78 MLE		SYNC DATE=02/21/2014	
PAGE TITLE			
PCH PCIe/DMI Constraints			
 Apple Inc.		DRAWING NUMBER	051-1635
		SHEET	D
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	123 OF 137
THE POSSESSOR AGREES TO THE FOLLOWING:			
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	101 OF 115
IV. ALL RIGHTS RESERVED			

PCH

PCH-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCH-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCH	*	=4:1_SPACING	?
COMP_PCH	*	=2:1_SPACING	?

PCI

PCI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

PCI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCI	*	=2:1_SPACING	?

LPC

LPC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

LPC-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5:1_SPACING	?
CLK_LPC	*	=2:1_SPACING	?

HDA

HDA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

HDA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

Crystal

Crystal-specific Physical Rules

[illegible]

Crystal-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XTAL	*	=4X_DIELECTRIC	?

SPI

SPI-specific Physical Rules


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=2:1_SPACING	?

PCI

Electrode

Electrical Constraint Set	Physical	Spacing		
PCI Clock				
	CLK_PCT_55s	CLK_PCT	PCH_CLK33M_PCIIN	11 19
	CLK_PCT_55s	CLK_PCT	PCH_CLK33M_PCIOUT	11 19

LPC

[illegible]

Electrical Constraint Set	Physical	Spacing	
LPC			
W33	LPC_55S	LPC	LPC_AD<3...0> 13 46 48
W30	LPC_55S	LPC	LPC_AD_R<3...0> 13
W37	LPC_55S	LPC	LPC_FRAME_L 13 46 48
W39	LPC_55S	LPC	LPC_FRAME_R_L 13
LPC Clocks			
W36	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS 19 48
W40	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS_R 11 19
W38	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC 19 46
W35	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R 11 19

PCH Clocks

Electrical	Constraint	Set	Physical	Spacing
------------	------------	-----	----------	---------

Electrical Constraint Set	Physical	Spacing		
PCH Reference Clock				
R81P	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_SB	11 19
R80P	CLK_PCH_55S	CLK_PCH	SYSCLK_CLK25M_SB_R	11
PCH RTC 32K				
R84V	CLK_XTAL	XTAL	PCH_CLK32K_RTCX1	11 19
R84I	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2	11 19
R83P	CLK_XTAL	XTAL	PCH_CLK32K_RTCX2_R	19
SMC 32K				
R84P	CLK_PCH_55S	CLK_PCH	PM_CLK32K_SUSCLK_R	12 47
R83P	CLK_PCH_55S	CLK_PCH	SMC_CLK32K	46 47

25 MHz Reference Clocks

Electrical	Constraint Set	Physical	Spacing
------------	----------------	----------	---------

Electrical Constraints	Physical	Spacing	
25M Reference Crystal			
HS00	CLK_XTAL	XTAL	SYSCLK CLK25M_X1 19
HS00	CLK_XTAL	XTAL	SYSCLK CLK25M_X2 19
HS00	CLK_XTAL	XTAL	SYSCLK CLK25M_X2_R 19
25M Reference Clocks			
HS00	CLK_RCH_55S	CLK_RCH	SYSCLK CLK25M_ENET 19 37
HS00	CLK_RCH_55S	CLK_RCH	SYSCLK CLK25M_ENET_R 19
HS00	CLK_RCH_55S	CLK_RCH	SYSCLK CLK25M_TBT 19 28
HS00	CLK_RCH_55S	CLK_RCH	SYSCLK CLK25M_TBT_R 28

HDA

Electrical Constraint Set	Physical	Capacity
---------------------------	----------	----------

Electrical Constraint Set	Physical	Spacing	
HDA			
55S	HDA_55S	HDA	HDA_BIT_CLK 11 54
55R	HDA_55S	HDA	HDA_BIT_CLK_R 11
55P	HDA_55S	HDA	HDA_RST_L 11 54
55Q	HDA_55S	HDA	HDA_RST_R_L 11
55R	HDA_55S	HDA	HDA_SPOUT 11 54
55S	HDA_55S	HDA	HDA_SPOUT_R 11 19
55P	HDA_55S	HDA	HDA_SYNC 11 54
55Q	HDA_55S	HDA	HDA_SYNC_R 11
55R	HDA_55S	HDA	HDA_SPDIO 11 54
55P	HDA_55S	HDA	AUD_SDI_R 54
SPDIF			
55P		HDA	AUD_SPDIF_CHIP 54
55P		HDA	AUD_SPDIF_OUT 54 58

SPI Bootrom

Electrical Constraint Set	Physical	Spacing
---------------------------	----------	---------

Physical Constraints		Physical	Spacing	
SPI ROM				
R009		SPI_50S	SPI	SPI_CLK_R 13 48
R099	SPI_CLK	SPI_50S	SPI	SPI_CLK 48
R099		SPI_50S	SPI	SPI_ALT_CLK 48
R009		SPI_50S	SPI	SPI_SMC_CLK 48 48
R009		SPI_50S	SPI	SPI_MLB_CLK 48
R099		SPI_50S	SPI	SPI_CS0_R_L 13 48
R099	SPI_CS_L	SPI_50S	SPI	SPI_CS0_L 48
R099		SPI_50S	SPI	SPI_ALT_CS_L 48
R009		SPI_50S	SPI	SPI_SMC_CS_L 48 48
R099		SPI_50S	SPI	SPI_MLB_CS_L 48
R099		SPI_50S	SPI	SPI_MOSI_R 13 48
R009	SPI_MOSI	SPI_50S	SPI	SPI_MOSI 48
R099		SPI_50S	SPI	SPI_ALT_MOSI 48
R099		SPI_50S	SPI	SPI_SMC_MOSI 48 48
R099		SPI_50S	SPI	SPI_MLB_MOSI 48
R009	SPI_MISO	SPI_50S	SPI	SPI_MISO 13 48
R099		SPI_50S	SPI	SPI_ALT_MISO 48
R099		SPI_50S	SPI	SPI_SMC_MISO 48 48
R099		SPI_50S	SPI	SPI_MLB_MISO 48
R099		SPI_50S	SPI	SPIROM_USE_MLB 14 48

D

C

B

A

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
12.2.1	90	90	12	11.81	USB 2.0
13.3.1	85	85	20	21.65	USB 3.0

Constraints Ethernet

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	*	*	ENET_DIFF_ISO
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_TRANS	*	*	ENET_TRANS_ISO
COMP_ENET	*	*	COMP_ENET_ISO
ENET_TRANS	ENET_TRANS	*	ENET_DIFF2DIFF

SD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SD	*	*	SD_ISO

r I/F (SMIA/MIPI)

MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

ons

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMIA_DIFF	*	*	SMIA_DIFF_ISO
SMIA_DIFF	SMIA_DIFF	*	SMIA_DIFF2DIFF

	6
--	---

F

5

C

1

2
1

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
SNS_DIFF_J90	*	Y	0.200 MM	0.100 MM	200 MM	0.150 MM	0.100 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=1.5:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMC Generic Control Line Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMC_ISO	*	=1:1_SPACING	?
SMC_3xISO	*	=3:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMC_CTRL	*	*	SMC_ISO
SMC_3XCTRL	*	*	SMC_3xISO

SMC Generic Control Line Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMC_GEN	*	SMC_50S

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing	
Common			
RE		SENSE	GND SMC AVSS 46 47 50 51
12V S5 (System Total)			
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VG3H P 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VG3H N 50
RE		SENSE	ISNS P12VG3H R 50
RE		SENSE	ISNS P12VG3H 47 50
RE		SENSE	VSNS P12VG3H 47 50
12V S0 (GPU Core)			
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VS0 GPUCORE P 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VS0 GPUCORE N 50
RE		SENSE	ISNS P12VS0 GPUC R 50
RE		SENSE	ISNS P12VS0 GPUCORE 47 50
RE		SENSE	VSNS P12VS0 GPUCORE 47 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VS0 GPU P 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VS0 GPU N 50
HDD			
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS HDD P 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS HDD N 50
RE		SENSE	ISNS HDDS0 R 50
RE		SENSE	ISNS HDDS0 47 50
RE		SENSE	VSNS HDDS0 47 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VS0 HDD P 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VS0 HDD N 50
RE		SENSE	ISNS 12V HDD R 50
RE		SENSE	ISNS P12VS0 HDD 47 50
SSD			
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS SSD P 51
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS SSD N 51
RE		SENSE	ISNS SSDS0 R 51
RE		SENSE	ISNS SSDS0 47 51
RE		SENSE	VSNS P3V3S5 47 51
GPU Core (alternate low side sense)			
RE		SENSE	ISNS GPUCORE ALT 47 50
RE		SENSE	ISNS GPUCORE FB 50
RE		SENSE	ISNS GPUCORE FB R 50
RE		SENSE	VSNS GPUCORE ALT 47 50
RE		SENSE	VREG GPU IMON R 50
GPU VDDCI			
RE		SENSE	VSNS GPU VDDCI 47 51
GPU AUX			
RE		SENSE	ISNS P12VS0 GPU AUX 47 50
RE		SENSE	ISNS P12VS0 GPU R 50
VDDQ S3 (DDR)			
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS VDDQS3 DDR P 51
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS VDDQS3 DDR N 51
RE		SENSE	ISNS VDDQS3 DDR R 51
RE		SENSE	ISNS VDDQS3 DDR 47 51
RE		SENSE	VSNS VDDQS3 DDR 47 51
VDDQ S0 (GPU FBVDDQ)			
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VS0 FBVDDQ P 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P12VS0 FBVDDQ N 50
RE		SENSE	ISNS P12VS0 FDDO R 50
RE		SENSE	ISNS P12VS0 FBVDDQ 47 50
RE		SENSE	VSNS P12VS0 FBVDDQ 47 50
CPU Core			
RE		SENSE	R CPU IM R 50
RE		SENSE	ISNS CPU FB R 50
RE		SENSE	ISNS CPU FB 50
RE		SENSE	ISNS CPUVCC 47 50
RE		SENSE	VSNS CPUVCC 47 50
PPlV05_S0_PCH			
RE		SENSE	VSNS P1V05S0_PCH 47 50
PPlV5_S0			
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P1V5S0 P 51
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P1V5S0 N 51
RE		SENSE	ISNS P1V5S0 R 51
RE		SENSE	ISNS P1V5S0 47 51
RE		SENSE	VSNS P1V5S0 47 51
Airport			
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P3V3S4 AP P 50
RE SNS_CURRENT	SNS_DIEP_PHY	SENSE	SNS P3V3S4 AP N 50
RE		SENSE	ISNS P3V3S4 AP R 50
RE		SENSE	ISNS P3V3S4 AP 47 50

SMC


Electrical Constraint Set	Physical	Spacing	
SMC			
E1	CLK_XTAL	XTAL	SMC_XTAL 46 47
E2	CLK_XTAL	XTAL	SMC_EXTAL 46 47
E31	SMC_GEN	SMC_CTLR	SMC_LRESET_L 20 46
E3D	SMC_GEN	SMC_CTLR	SMC_RUNTIME_SCI_L 14 46
E3F	SMC_GEN	SMC_CTLR	SMC_WAKE_SCI_L 14 46
E3I	SMC_GEN	SMC_CTLR	SMC_FAN_0_CTL 46 53
E3J	SMC_GEN	SMC_CTLR	SMC_FAN_0_TACH 46 53
E3E	SMC_GEN	SMC_3VCTRL	CPU_PECI 6 14 46 47
E3H	SMC_GEN	SMC_3VCTRL	ALL_SYS_PWRGD 3 21 46 73

SMBus

Electrical Constraint Set	Physical	Spacing	
SMC			
R10	SMB_P1V1	SMB	SMBUS SMC 0 S0_SCL 46 49
R11	SMB_P1V1	SMB	SMBUS SMC 0 S0_SDA 46 49
R14	SMB_P1V1	SMB	SMBUS SMC 1 S0_SCL 46 49
R15	SMB_P1V1	SMB	SMBUS SMC 1 S0_SDA 46 49
R18	SMB_P1V1	SMB	SMBUS SMC 2 S0_SCL 46 49
R19	SMB_P1V1	SMB	SMBUS SMC 2 S0_SDA 46 49
R23	SMB_P1V1	SMB	SMBUS SMC 3_SCL 46 49
R16	SMB_P1V1	SMB	SMBUS SMC 3_SDA 46 49
R19	SMB_P1V1	SMB	SMBUS SMC 5 G3H_SCL 46 47
R20	SMB_P1V1	SMB	SMBUS SMC 5 G3H_SDA 46 47
GPU			
R39	SMB_P1V1	SMB	GFEX SMBDAT_B 49 84
R19	SMB_P1V1	SMB	GFEX SMBCLK_B 49 84
PCH			
R13	SMB_P1V1	SMB	SMBUS PCH_CLK 13 49
R29	SMB_P1V1	SMB	SMBUS PCH_DATA 13 49
R33	SMB_P1V1	SMB	SML_PCH_0_CLK 13 49
R34	SMB_P1V1	SMB	SML_PCH_0_DATA 13 49
Display TCon			
R35	SMB_P1V1	SMB	SMB_DP_TCON_SCL 42 49
R36	SMB_P1V1	SMB	SMB_DP_TCON_SDA 42 49

Temperature Sense

Electrical Constraint Set	Physical	Spacing	
EMC1414-1 (Production)			
ES6 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS ACDC P 52
ES6 SNS_TEMP	SNS_DIFF_PHY	SENSE	SNS ACDC N 52
HDD Out-of-Band			
ES9		SENSE	SMC OOB1 D2R L 36
ES6		SENSE	SMC OOB1 R2D L 46
ES10		SENSE	SMC OOB1 D2R R 36
SSD Out-of-Band			
ES9		SENSE	SMC OOB2 R2D L 35
ES9		SENSE	SMC OOB2 D2R L 35
GPU PCIE			
ES9 SNS_TEMP	SNS_DIFF_PHY	SENSE	GPU TDIODE P 84
ES9 SNS_TEMP	SNS_DIFF_PHY	SENSE	GPU TDIODE N 84
ES6 SNS_TEMP	SNS_DIFF_PHY	SENSE	GFX THM DP2 85
ES10 SNS_TEMP	SNS_DIFF_PHY	SENSE	GFX THM DN3 85
ES10 SNS_TEMP	SNS_DIFF_PHY	SENSE	GFX THM DP3 85
ES10 SNS_TEMP	SNS_DIFF_PHY	SENSE	GFX THM DN2 85

SYNCH MASTER=J78 MLB		SYNCH DATE=02/21/2014	
PAGE TIME			
SMBus/Sensor Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1635	D
		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		proto2	
		PAGE	
		127 OF 137	
		SHEET	
		105 OF 115	

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
CPU VCC Phases				CPU VCC Controller																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">Input Bus</td></tr><tr><td>PP12V</td><td>POWER</td><td>POWER</td><td>1.2V</td><td></td><td>PP12V_S0_CPUVCC FLT</td></tr><tr><td>REG_VCC_U7000</td><td>POWER</td><td>POWER</td><td>5V</td><td></td><td>REG_VCC_U7000</td></tr><tr><td colspan="6">Local Ground</td></tr><tr><td>AGND_CPU</td><td>GND</td><td>GND</td><td>0V</td><td></td><td>AGND_CPU</td></tr><tr><td colspan="6">Phase 1</td></tr><tr><td>REG_TD_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_TD_1</td></tr><tr><td>REG_PWM_CPUVCC_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUVCC_1</td></tr><tr><td>REG_PWM_CPUVCC_1_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUVCC_1_R</td></tr><tr><td>REG_PHASE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_PHASE_CPUVCC_1</td></tr><tr><td>REG_BOOT_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUVCC_1</td></tr><tr><td>REG_BOOT_CPUVCC_1_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUVCC_1_RC</td></tr><tr><td>REG_UGATE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_UGATE_CPUVCC_1</td></tr><tr><td>REG_LGATE_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_LGATE_CPUVCC_1</td></tr><tr><td>REG_SNUBBER_CPUVCC_1</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_SNUBBER_CPUVCC_1</td></tr><tr><td>PPCPUVCC_S0_SENSE_1</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC_S0_SENSE_1</td></tr><tr><td>REG_ISENVCC_1_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_1_P</td></tr><tr><td>REG_ISENVCC_1_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_1_N</td></tr><tr><td>REG_ISENVCC_1_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_1_NR</td></tr><tr><td colspan="6">Phase 2</td></tr><tr><td>REG_TD_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_TD_2</td></tr><tr><td>REG_PWM_CPUVCC_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUVCC_2</td></tr><tr><td>REG_PWM_CPUVCC_2_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUVCC_2_R</td></tr><tr><td>REG_PHASE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_PHASE_CPUVCC_2</td></tr><tr><td>REG_BOOT_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUVCC_2</td></tr><tr><td>REG_BOOT_CPUVCC_2_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUVCC_2_RC</td></tr><tr><td>REG_UGATE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_UGATE_CPUVCC_2</td></tr><tr><td>REG_LGATE_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_LGATE_CPUVCC_2</td></tr><tr><td>REG_SNUBBER_CPUVCC_2</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_SNUBBER_CPUVCC_2</td></tr><tr><td>PPCPUVCC_S0_SENSE_2</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC_S0_SENSE_2</td></tr><tr><td>REG_ISENVCC_2_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_2_P</td></tr><tr><td>REG_ISENVCC_2_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_2_N</td></tr><tr><td>REG_ISENVCC_2_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_2_NR</td></tr><tr><td colspan="6">Phase 3</td></tr><tr><td>REG_TD_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_TD_3</td></tr><tr><td>REG_PWM_CPUVCC_3</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUVCC_3</td></tr><tr><td>REG_PWM_CPUVCC_3_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUVCC_3_R</td></tr><tr><td>REG_PHASE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_PHASE_CPUVCC_3</td></tr><tr><td>REG_BOOT_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUVCC_3</td></tr><tr><td>REG_BOOT_CPUVCC_3_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUVCC_3_RC</td></tr><tr><td>REG_UGATE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_UGATE_CPUVCC_3</td></tr><tr><td>REG_LGATE_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_LGATE_CPUVCC_3</td></tr><tr><td>REG_SNUBBER_CPUVCC_3</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_SNUBBER_CPUVCC_3</td></tr><tr><td>PPCPUVCC_S0_SENSE_3</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC_S0_SENSE_3</td></tr><tr><td>REG_ISENVCC_3_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_3_P</td></tr><tr><td>REG_ISENVCC_3_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_3_N</td></tr><tr><td>REG_ISENVCC_3_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_3_NR</td></tr><tr><td colspan="6">Phase 4</td></tr><tr><td>REG_TD_4</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_TD_4</td></tr><tr><td>REG_PWM_CPUVCC_4</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUVCC_4</td></tr><tr><td>REG_PWM_CPUVCC_4_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_PWM_CPUVCC_4_R</td></tr><tr><td>REG_PHASE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_PHASE_CPUVCC_4</td></tr><tr><td>REG_BOOT_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUVCC_4</td></tr><tr><td>REG_BOOT_CPUVCC_4_RC</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_BOOT_CPUVCC_4_RC</td></tr><tr><td>REG_UGATE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_UGATE_CPUVCC_4</td></tr><tr><td>REG_LGATE_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_LGATE_CPUVCC_4</td></tr><tr><td>REG_SNUBBER_CPUVCC_4</td><td>VR_DIDT_PHY</td><td>VR_SWITCH</td><td>1.2V</td><td>TRUE</td><td>REG_SNUBBER_CPUVCC_4</td></tr><tr><td>PPCPUVCC_S0_SENSE_4</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC_S0_SENSE_4</td></tr><tr><td>REG_ISENVCC_4_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_4_P</td></tr><tr><td>REG_ISENVCC_4_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_4_N</td></tr><tr><td>REG_ISENVCC_4_NR</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_ISENVCC_4_NR</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	Input Bus						PP12V	POWER	POWER	1.2V		PP12V_S0_CPUVCC FLT	REG_VCC_U7000	POWER	POWER	5V		REG_VCC_U7000	Local Ground						AGND_CPU	GND	GND	0V		AGND_CPU	Phase 1						REG_TD_1	VR_CTL_PHY	VR_CTL			REG_TD_1	REG_PWM_CPUVCC_1	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_1	REG_PWM_CPUVCC_1_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_1_R	REG_PHASE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_PHASE_CPUVCC_1	REG_BOOT_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_1	REG_BOOT_CPUVCC_1_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_1_RC	REG_UGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_UGATE_CPUVCC_1	REG_LGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_LGATE_CPUVCC_1	REG_SNUBBER_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_SNUBBER_CPUVCC_1	PPCPUVCC_S0_SENSE_1	POWER	POWER	1.8V		PPCPUVCC_S0_SENSE_1	REG_ISENVCC_1_P	SNS_DIFF_PHY	SENSE			REG_ISENVCC_1_P	REG_ISENVCC_1_N	SNS_DIFF_PHY	SENSE			REG_ISENVCC_1_N	REG_ISENVCC_1_NR	SNS_DIFF_PHY	SENSE			REG_ISENVCC_1_NR	Phase 2						REG_TD_2	VR_CTL_PHY	VR_CTL			REG_TD_2	REG_PWM_CPUVCC_2	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_2	REG_PWM_CPUVCC_2_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_2_R	REG_PHASE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_PHASE_CPUVCC_2	REG_BOOT_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_2	REG_BOOT_CPUVCC_2_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_2_RC	REG_UGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_UGATE_CPUVCC_2	REG_LGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_LGATE_CPUVCC_2	REG_SNUBBER_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_SNUBBER_CPUVCC_2	PPCPUVCC_S0_SENSE_2	POWER	POWER	1.8V		PPCPUVCC_S0_SENSE_2	REG_ISENVCC_2_P	SNS_DIFF_PHY	SENSE			REG_ISENVCC_2_P	REG_ISENVCC_2_N	SNS_DIFF_PHY	SENSE			REG_ISENVCC_2_N	REG_ISENVCC_2_NR	SNS_DIFF_PHY	SENSE			REG_ISENVCC_2_NR	Phase 3						REG_TD_3	VR_CTL_PHY	VR_CTL			REG_TD_3	REG_PWM_CPUVCC_3	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_3	REG_PWM_CPUVCC_3_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_3_R	REG_PHASE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_PHASE_CPUVCC_3	REG_BOOT_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_3	REG_BOOT_CPUVCC_3_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_3_RC	REG_UGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_UGATE_CPUVCC_3	REG_LGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_LGATE_CPUVCC_3	REG_SNUBBER_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_SNUBBER_CPUVCC_3	PPCPUVCC_S0_SENSE_3	POWER	POWER	1.8V		PPCPUVCC_S0_SENSE_3	REG_ISENVCC_3_P	SNS_DIFF_PHY	SENSE			REG_ISENVCC_3_P	REG_ISENVCC_3_N	SNS_DIFF_PHY	SENSE			REG_ISENVCC_3_N	REG_ISENVCC_3_NR	SNS_DIFF_PHY	SENSE			REG_ISENVCC_3_NR	Phase 4						REG_TD_4	VR_CTL_PHY	VR_CTL			REG_TD_4	REG_PWM_CPUVCC_4	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_4	REG_PWM_CPUVCC_4_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_4_R	REG_PHASE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_PHASE_CPUVCC_4	REG_BOOT_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_4	REG_BOOT_CPUVCC_4_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_4_RC	REG_UGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_UGATE_CPUVCC_4	REG_LGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_LGATE_CPUVCC_4	REG_SNUBBER_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_SNUBBER_CPUVCC_4	PPCPUVCC_S0_SENSE_4	POWER	POWER	1.8V		PPCPUVCC_S0_SENSE_4	REG_ISENVCC_4_P	SNS_DIFF_PHY	SENSE			REG_ISENVCC_4_P	REG_ISENVCC_4_N	SNS_DIFF_PHY	SENSE			REG_ISENVCC_4_N	REG_ISENVCC_4_NR	SNS_DIFF_PHY	SENSE			REG_ISENVCC_4_NR	<table><tr><th>Electrical Constraint Set</th><th>Physical</th><th>Spacing</th><th>Voltage</th><th>DIDT</th><th>NO_TEST</th></tr><tr><td colspan="6">ISL6372</td></tr><tr><td>REG_CPUVCC_DVC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_DVC</td></tr><tr><td>CPUVCC_DVC_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_DVC_RC</td></tr><tr><td>CPUVCC_FB_RC_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_RC_2</td></tr><tr><td>REG_CPUVCC_COMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_COMP</td></tr><tr><td>CPUVCC_COMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_COMP_RC</td></tr><tr><td>REG_CPUVCC_FB</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_FB</td></tr><tr><td>CPUVCC_FB_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_RC</td></tr><tr><td>CPUVCC_FB_R_1</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_R_1</td></tr><tr><td>CPUVCC_FB_R_2</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_FB_R_2</td></tr><tr><td>CPUVCC_PSICOMP_RC</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_PSICOMP_RC</td></tr><tr><td>REG_CPUVCC_PSICOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_PSICOMP</td></tr><tr><td>REG_CPUVCC_HFCOMP</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_HFCOMP</td></tr><tr><td>CPU_VCCSENSE_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>CPU_VCCSENSE_P</td></tr><tr><td>CPU_VCCSENSE_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>CPU_VCCSENSE_N</td></tr><tr><td>CPU_VCCSENSE_R_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>CPU_VCCSENSE_R_P</td></tr><tr><td>CPU_VCCSENSE_R_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>CPU_VCCSENSE_R_N</td></tr><tr><td>SNS_VCC_XW_P</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_VCC_XW_P</td></tr><tr><td>SNS_VCC_XW_N</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>SNS_VCC_XW_N</td></tr><tr><td>REG_CPUVCC_VSEN</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_CPUVCC_VSEN</td></tr><tr><td>REG_CPUVCC_RGND</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_CPUVCC_RGND</td></tr><tr><td>REG_CPUVCC_VIN</td><td>SNS_DIFF_PHY</td><td>SENSE</td><td></td><td></td><td>REG_CPUVCC_VIN</td></tr><tr><td>REG_CPUVCC_IMON</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_IMON</td></tr><tr><td>CPUVCC_IMON_R</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>CPUVCC_IMON_R</td></tr><tr><td>REG_CPUVCC_TM</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_TM</td></tr><tr><td>REG_CPUVCC_IMX</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_IMX</td></tr><tr><td>REG_CPUVCC_NPSI</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_NPSI</td></tr><tr><td>REG_CPUVCC_FDVID</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_FDVID</td></tr><tr><td>REG_CPUVCC_TMX</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_TMX</td></tr><tr><td>REG_CPUVCC_MEMVRSEL</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_MEMVRSEL</td></tr><tr><td>REG_CPUVCC_RSET</td><td>VR_CTL_PHY</td><td>VR_CTL</td><td></td><td></td><td>REG_CPUVCC_RSET</td></tr><tr><td>CPU_VIDSLK</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSLK</td></tr><tr><td>CPU_VIDSLK_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSLK_R</td></tr><tr><td>CPU_VIDALERT_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDALERT_L</td></tr><tr><td>CPU_VIDALERT_R_L</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDALERT_R_L</td></tr><tr><td>CPU_VIDSOUT</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSOUT</td></tr><tr><td>CPU_VIDSOUT_R</td><td>VR_VID_PHY</td><td>VR_VID</td><td></td><td></td><td>CPU_VIDSOUT_R</td></tr><tr><td colspan="6">Output Bus</td></tr><tr><td>PPCPUVCC_S0_CPU</td><td>POWER</td><td>POWER</td><td>1.8V</td><td></td><td>PPCPUVCC_S0_CPU</td></tr></table>				Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	ISL6372						REG_CPUVCC_DVC	VR_CTL_PHY	VR_CTL			REG_CPUVCC_DVC	CPUVCC_DVC_RC	VR_CTL_PHY	VR_CTL			CPUVCC_DVC_RC	CPUVCC_FB_RC_2	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC_2	REG_CPUVCC_COMP	VR_CTL_PHY	VR_CTL			REG_CPUVCC_COMP	CPUVCC_COMP_RC	VR_CTL_PHY	VR_CTL			CPUVCC_COMP_RC	REG_CPUVCC_FB	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FB	CPUVCC_FB_RC	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC	CPUVCC_FB_R_1	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_1	CPUVCC_FB_R_2	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_2	CPUVCC_PSICOMP_RC	VR_CTL_PHY	VR_CTL			CPUVCC_PSICOMP_RC	REG_CPUVCC_PSICOMP	VR_CTL_PHY	VR_CTL			REG_CPUVCC_PSICOMP	REG_CPUVCC_HFCOMP	VR_CTL_PHY	VR_CTL			REG_CPUVCC_HFCOMP	CPU_VCCSENSE_P	SNS_DIFF_PHY	SENSE			CPU_VCCSENSE_P	CPU_VCCSENSE_N	SNS_DIFF_PHY	SENSE			CPU_VCCSENSE_N	CPU_VCCSENSE_R_P	SNS_DIFF_PHY	SENSE			CPU_VCCSENSE_R_P	CPU_VCCSENSE_R_N	SNS_DIFF_PHY	SENSE			CPU_VCCSENSE_R_N	SNS_VCC_XW_P	SNS_DIFF_PHY	SENSE			SNS_VCC_XW_P	SNS_VCC_XW_N	SNS_DIFF_PHY	SENSE			SNS_VCC_XW_N	REG_CPUVCC_VSEN	SNS_DIFF_PHY	SENSE			REG_CPUVCC_VSEN	REG_CPUVCC_RGND	SNS_DIFF_PHY	SENSE			REG_CPUVCC_RGND	REG_CPUVCC_VIN	SNS_DIFF_PHY	SENSE			REG_CPUVCC_VIN	REG_CPUVCC_IMON	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMON	CPUVCC_IMON_R	VR_CTL_PHY	VR_CTL			CPUVCC_IMON_R	REG_CPUVCC_TM	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TM	REG_CPUVCC_IMX	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMX	REG_CPUVCC_NPSI	VR_CTL_PHY	VR_CTL			REG_CPUVCC_NPSI	REG_CPUVCC_FDVID	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FDVID	REG_CPUVCC_TMX	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TMX	REG_CPUVCC_MEMVRSEL	VR_CTL_PHY	VR_CTL			REG_CPUVCC_MEMVRSEL	REG_CPUVCC_RSET	VR_CTL_PHY	VR_CTL			REG_CPUVCC_RSET	CPU_VIDSLK	VR_VID_PHY	VR_VID			CPU_VIDSLK	CPU_VIDSLK_R	VR_VID_PHY	VR_VID			CPU_VIDSLK_R	CPU_VIDALERT_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_L	CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_R_L	CPU_VIDSOUT	VR_VID_PHY	VR_VID			CPU_VIDSOUT	CPU_VIDSOUT_R	VR_VID_PHY	VR_VID			CPU_VIDSOUT_R	Output Bus						PPCPUVCC_S0_CPU	POWER	POWER	1.8V		PPCPUVCC_S0_CPU
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Input Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
PP12V	POWER	POWER	1.2V		PP12V_S0_CPUVCC FLT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_VCC_U7000	POWER	POWER	5V		REG_VCC_U7000																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Local Ground																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
AGND_CPU	GND	GND	0V		AGND_CPU																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Phase 1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_1	VR_CTL_PHY	VR_CTL			REG_TD_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PWM_CPUVCC_1	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PWM_CPUVCC_1_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_1_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PHASE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_PHASE_CPUVCC_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_BOOT_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_BOOT_CPUVCC_1_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_1_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_UGATE_CPUVCC_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_LGATE_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_LGATE_CPUVCC_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_SNUBBER_CPUVCC_1	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_SNUBBER_CPUVCC_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
PPCPUVCC_S0_SENSE_1	POWER	POWER	1.8V		PPCPUVCC_S0_SENSE_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_1_P	SNS_DIFF_PHY	SENSE			REG_ISENVCC_1_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_1_N	SNS_DIFF_PHY	SENSE			REG_ISENVCC_1_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_1_NR	SNS_DIFF_PHY	SENSE			REG_ISENVCC_1_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Phase 2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_2	VR_CTL_PHY	VR_CTL			REG_TD_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PWM_CPUVCC_2	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PWM_CPUVCC_2_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_2_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PHASE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_PHASE_CPUVCC_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_BOOT_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_BOOT_CPUVCC_2_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_2_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_UGATE_CPUVCC_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_LGATE_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_LGATE_CPUVCC_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_SNUBBER_CPUVCC_2	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_SNUBBER_CPUVCC_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
PPCPUVCC_S0_SENSE_2	POWER	POWER	1.8V		PPCPUVCC_S0_SENSE_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_2_P	SNS_DIFF_PHY	SENSE			REG_ISENVCC_2_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_2_N	SNS_DIFF_PHY	SENSE			REG_ISENVCC_2_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_2_NR	SNS_DIFF_PHY	SENSE			REG_ISENVCC_2_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Phase 3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_3	VR_CTL_PHY	VR_CTL			REG_TD_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PWM_CPUVCC_3	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PWM_CPUVCC_3_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_3_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PHASE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_PHASE_CPUVCC_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_BOOT_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_BOOT_CPUVCC_3_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_3_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_UGATE_CPUVCC_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_LGATE_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_LGATE_CPUVCC_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_SNUBBER_CPUVCC_3	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_SNUBBER_CPUVCC_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
PPCPUVCC_S0_SENSE_3	POWER	POWER	1.8V		PPCPUVCC_S0_SENSE_3																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_3_P	SNS_DIFF_PHY	SENSE			REG_ISENVCC_3_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_3_N	SNS_DIFF_PHY	SENSE			REG_ISENVCC_3_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_3_NR	SNS_DIFF_PHY	SENSE			REG_ISENVCC_3_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Phase 4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_TD_4	VR_CTL_PHY	VR_CTL			REG_TD_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PWM_CPUVCC_4	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PWM_CPUVCC_4_R	VR_CTL_PHY	VR_CTL			REG_PWM_CPUVCC_4_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_PHASE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_PHASE_CPUVCC_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_BOOT_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_BOOT_CPUVCC_4_RC	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_BOOT_CPUVCC_4_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_UGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_UGATE_CPUVCC_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_LGATE_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_LGATE_CPUVCC_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_SNUBBER_CPUVCC_4	VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	REG_SNUBBER_CPUVCC_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
PPCPUVCC_S0_SENSE_4	POWER	POWER	1.8V		PPCPUVCC_S0_SENSE_4																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_4_P	SNS_DIFF_PHY	SENSE			REG_ISENVCC_4_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_4_N	SNS_DIFF_PHY	SENSE			REG_ISENVCC_4_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_ISENVCC_4_NR	SNS_DIFF_PHY	SENSE			REG_ISENVCC_4_NR																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
ISL6372																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
REG_CPUVCC_DVC	VR_CTL_PHY	VR_CTL			REG_CPUVCC_DVC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPUVCC_DVC_RC	VR_CTL_PHY	VR_CTL			CPUVCC_DVC_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPUVCC_FB_RC_2	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_COMP	VR_CTL_PHY	VR_CTL			REG_CPUVCC_COMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPUVCC_COMP_RC	VR_CTL_PHY	VR_CTL			CPUVCC_COMP_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_FB	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FB																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPUVCC_FB_RC	VR_CTL_PHY	VR_CTL			CPUVCC_FB_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPUVCC_FB_R_1	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPUVCC_FB_R_2	VR_CTL_PHY	VR_CTL			CPUVCC_FB_R_2																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPUVCC_PSICOMP_RC	VR_CTL_PHY	VR_CTL			CPUVCC_PSICOMP_RC																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_PSICOMP	VR_CTL_PHY	VR_CTL			REG_CPUVCC_PSICOMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_HFCOMP	VR_CTL_PHY	VR_CTL			REG_CPUVCC_HFCOMP																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VCCSENSE_P	SNS_DIFF_PHY	SENSE			CPU_VCCSENSE_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VCCSENSE_N	SNS_DIFF_PHY	SENSE			CPU_VCCSENSE_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VCCSENSE_R_P	SNS_DIFF_PHY	SENSE			CPU_VCCSENSE_R_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VCCSENSE_R_N	SNS_DIFF_PHY	SENSE			CPU_VCCSENSE_R_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
SNS_VCC_XW_P	SNS_DIFF_PHY	SENSE			SNS_VCC_XW_P																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
SNS_VCC_XW_N	SNS_DIFF_PHY	SENSE			SNS_VCC_XW_N																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_VSEN	SNS_DIFF_PHY	SENSE			REG_CPUVCC_VSEN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_RGND	SNS_DIFF_PHY	SENSE			REG_CPUVCC_RGND																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_VIN	SNS_DIFF_PHY	SENSE			REG_CPUVCC_VIN																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_IMON	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMON																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPUVCC_IMON_R	VR_CTL_PHY	VR_CTL			CPUVCC_IMON_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_TM	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TM																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_IMX	VR_CTL_PHY	VR_CTL			REG_CPUVCC_IMX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_NPSI	VR_CTL_PHY	VR_CTL			REG_CPUVCC_NPSI																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_FDVID	VR_CTL_PHY	VR_CTL			REG_CPUVCC_FDVID																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_TMX	VR_CTL_PHY	VR_CTL			REG_CPUVCC_TMX																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_MEMVRSEL	VR_CTL_PHY	VR_CTL			REG_CPUVCC_MEMVRSEL																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
REG_CPUVCC_RSET	VR_CTL_PHY	VR_CTL			REG_CPUVCC_RSET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VIDSLK	VR_VID_PHY	VR_VID			CPU_VIDSLK																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VIDSLK_R	VR_VID_PHY	VR_VID			CPU_VIDSLK_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VIDALERT_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID			CPU_VIDALERT_R_L																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VIDSOUT	VR_VID_PHY	VR_VID			CPU_VIDSOUT																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
CPU_VIDSOUT_R	VR_VID_PHY	VR_VID			CPU_VIDSOUT_R																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Output Bus																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											
PPCPUVCC_S0_CPU	POWER	POWER	1.8V		PPCPUVCC_S0_CPU																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				

SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

CPU VReg Constraints

Apple Inc.

051-1635

5.0.0

proto2

129 OF 137

107 OF 115

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B

A

D

C

B

A

3.3V S5/5V S4

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
R245 POWER	POWER	1.2V			REG VIN U7600 67
R290 POWER	POWER	5V			REG VCC1 U7600 67
R125 POWER	POWER	5V			REG VCC2 U7600 67
3.3V S5					
R545 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE P3V3S5 67
R547 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT P3V3S5 67
R549 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT P3V3S5_RC 67
R544 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE P3V3S5 67
R550 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE P3V3S5 67
R552 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER P3V3S5 67
R540 VR_CTL_PHY	VR_CTL				REG P3V3S5_ISEN 67
R547 VR_CTL_PHY	VR_CTL				REG P3V3S5_OCSET 67
R549 VR_CTL_PHY	VR_CTL				REG P3V3S5_FSET 67
R540 VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT 67
R540 VR_CTL_PHY	VR_CTL				REG P3V3S5_VOUT_R 67
R540 VR_CTL_PHY	VR_CTL				REG P3V3S5_FB 67
R540 VR_CTL_PHY	VR_CTL				PM_EN REG P3V3_S5 67 72
R540 VR_CTL_PHY	VR_CTL				PM_EN REG P3V3_S5_R 67
5V S3					
R519 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG PHASE P5VS4 67
R519 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG BOOT P5VS4 67
R519 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE	TRUE	REG BOOT P5VS4_RC 67
R519 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG UGATE P5VS4 67
R519 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG LGATE P5VS4 67
R519 VR_DIDT_PHY	VR_SWITCH	1.2V	TRUE		REG SNUBBER P5VS4 67
R519 VR_CTL_PHY	VR_CTL				REG P5VS4_ISEN 67
R519 VR_CTL_PHY	VR_CTL				REG P5VS4_OCSET 67
R519 VR_CTL_PHY	VR_CTL				REG P5VS4_FSET 67
R519 VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT 67
R519 VR_CTL_PHY	VR_CTL				REG P5VS4_VOUT_R 67
R519 VR_CTL_PHY	VR_CTL				REG P5VS4_FB 67
R519 VR_CTL_PHY	VR_CTL				PM_EN REG P5V_S4 67 72
R519 VR_CTL_PHY	VR_CTL				PM_EN REG P5V_S4_R 67
Output Bus					
R315 POWER	POWER	5V			PP5V_S5 94
R315 POWER	POWER	5V			PP5V_S4 94
R315 POWER	POWER	3.3V			PP3V3_S5 94
R315 POWER	POWER	3.3V			PP3V3_S5_PCH_R 20
FET Switched					
R390 POWER	POWER	5V			PP5V_S0 94
R397 POWER	POWER	3.3V			PP3V3_S4 94
R397 POWER	POWER	3.3V			PP3V3_S0 94
R397 POWER	POWER	3.3V			PP3V3_TBT_PCH_GPIO 20
R397 POWER	POWER	3.3V			PP3V3_ENET 94
R397 POWER	POWER	3.3V			PP3V3_TBTLC 28 29 94
Sensed					
R450 POWER	POWER	3.3V			PPSSD_S0 94
R457 POWER	POWER	3.3V			PP3V3_S4_AP 94

J90 GPU VREG POWER NETS

Physical	Spacing	Voltage	DIDT	NO_TEST	
R145 POWER	POWER	1.8V			PP1V8_S0_GPU_VDD 94
R145 POWER	POWER	0.95V			PP0V95_S0_GPU_VDDC 94
R145 POWER	POWER	0.85V			PPVDDCI_S0_GPU 94
R145 POWER	POWER	1.8V			PP1V8_TSVDD_FLT 84
R145 POWER	POWER	1.8V			PP1V8_SPLL_PVDD_FLT 84
R145 POWER	POWER	1.8V			PP1V8_AVDD_FLT 84
R145 POWER	POWER	1.8V			PP1V8_VDD1DI_FLT 84
R145 POWER	POWER	1.8V			PP1V8_XTAL_VDDR_FLT 84
R145 POWER	POWER	1.8V			PP1V8_MPLL_PVDD_FLT 84
R145 POWER	POWER	1.8V			PP1V8_DPLL_PVDD_FLT 84
R145 POWER	POWER	0.95V			PP0V95_SPLL_VDDC_FLT 84
R145 POWER	POWER	0.95V			PP0V95_DPLL_VDDC_FLT 84

3.42V G3H

Physical	Spacing	Voltage	DIDT	NO_TEST	
3.42V G3H					
R550 POWER	VR_SWITCH	1.2V	TRUE		P3V42G3H_BOOST 62
R550 POWER	VR_SWITCH	1.2V	TRUE		P3V42G3H_BOOST_R 62
R550 POWER	VR_SWITCH	1.2V	TRUE		P3V42G3H_SW 62
R550 VR_CTL_PHY	VR_CTL				P3V42G3H_FB 62
R550 VR_CTL_PHY	VR_CTL				P3V42G3H_BIAS 62
R550 VR_CTL_PHY	VR_CTL				P3V42G3H_SHDN_L 62
Output Bus					
R550 POWER	POWER	3.425V			PP3V42_G3H 94

3.3V G3

Physical	Spacing	Voltage	DIDT	NO_TEST	
R550 POWER	POWER	3.3V			PP3V3_G3 94

HDD S0

Physical	Spacing	Voltage	DIDT	NO_TEST	
FET Switched					
R550 POWER	POWER	5V			PPHDD_S0 94
Sensed					
R550 POWER	POWER	5V			PP5V_S0_HDD 94

12V

Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus					
R550 POWER	POWER	12V			PP12V_ACDC 94
FET Switched					
R550 POWER	POWER	12V			PP12V_S5 94
R550 POWER	POWER	12V			PP12V_S0 94
R550 POWER	POWER	12V			PPHDD12_S0 94
Sensed					
R550 POWER	POWER	12V			PP12V_G3H 94
R550 POWER	POWER	12V			PP12V_G3H_P3V42 62
R550 POWER	POWER	12V			PP12V_S0_GPUCORE 94
R550 POWER	POWER	12V			PP12V_S0_FBVDDQ 94
R550 POWER	POWER	12V			PP12V_S0_HDD 94
R550 POWER	POWER	12V			PP12V_S0_GPU_AUX 94


Ground/Common

Physical	Spacing	Voltage	DIDT	NO_TEST	
Common					
R550 GND	GND	0V			GND 94

SYNC MASTER=J78 MLB

SYNC DATE=02/21/2014

Platform VReg Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-1635

REVISION
5.0.0

BRANCH
proto2

PAGE
130 OF 137

SHEET
108 OF 115

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
TBT_MISC_55S	*	=55_OHM_SE	=55_OHM_SE	0.070 MM	=55_OHM_SE	=STANDARD	=STANDARD

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP_ISO	*	=5x_DIELECTRIC	?
TBTDP_ISO	TOP,BOTTOM	=7x_DIELECTRIC	?
TBT2PWR_ISO	*	0.5 MM	?
BGA_TBT_AREA	*	0.075MM	?
TBT_MISC	*	=3:1_SPACING	?
TBT2VR_ISO	*	1 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_TBT	BGA_TBT_AREA
TBTDP	*	*	TBTDP_ISO
TBTDP	POWER	*	TBT2PWR_ISO
TBTDP	VR_SWITCH	*	TBT2VR_ISO

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP2DP_ISO	*	=4X_DIELECTRIC	?
DP2DP_ISO	TOP,BOTTOM	=5X_DIELECTRIC	?
DP_ISO	*	=5X_DIELECTRIC	?
DP_ISO	TOP,BOTTOM	=7X_DIELECTRIC	?
DP2PWR_ISO	*	0.5 MM	?
DP2VR_ISO	*	1 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	DISPLAYPORT	*	DP2DP_ISO
DISPLAYPORT	POWER	*	DP2PWR_ISO
DISPLAYPORT	VR_SWITCH	*	DP2VR_ISO
DISPLAYPORT	*	*	DP_ISO

Pairs should be within 100 mils of clock length.
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing		
FE00	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_P<3...0>	NO_TEST-THRU
FE00	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_N<3...0>	NO_TEST-THRU
FE00	DP_TBTSNK0_ML	DP_85D	DP_TBTSNK0_ML_P<3...0>	NO_TEST-THRU
FE00	DP_TBTSNK0_ML	DP_85D	DP_TBTSNK0_ML_N<3...0>	NO_TEST-THRU
FE00		TBTDP_90D	DP_TBTSNK0_AUXCH_C_P	
FE00		TBTDP_90D	DP_TBTSNK0_AUXCH_C_N	
FE00	DP_TBTSNK0_AUX	TBTDP_90D	DP_TBTSNK0_AUXCH_P	
FE00	DP_TBTSNK0_AUX	TBTDP_90D	DP_TBTSNK0_AUXCH_N	
FE00				
FE00	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_P<3...0>	NO_TEST-THRU
FE00	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3...0>	NO_TEST-THRU
FE00	DP_TBTSNK1_ML	DP_85D	DP_TBTSNK1_ML_P<3...0>	NO_TEST-THRU
FE00	DP_TBTSNK1_ML	DP_85D	DP_TBTSNK1_ML_N<3...0>	NO_TEST-THRU
FE00	TBTDP_90D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_P	
FE00	TBTDP_90D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_N	
FE00	DP_TBTSNK1_AUX	TBTDP_90D	DP_TBTSNK1_AUXCH_P	
FE00	DP_TBTSNK1_AUX	TBTDP_90D	DP_TBTSNK1_AUXCH_N	
FE00				
FE00	DP_INTPNL_ML	DP_85D	DP_TBTSRC_ML_P<3...0>	NO_TEST-THRU
FE00	DP_INTPNL_ML	DP_85D	DP_TBTSRC_ML_N<3...0>	NO_TEST-THRU
FE00				
FE00	DP_INTPNL_ML_AUX	TBTDP_90D	DP_TBTSRC_AUXCH_P	
FE00	DP_INTPNL_ML_AUX	TBTDP_90D	DP_TBTSRC_AUXCH_N	
FE00	DP_INTPNL_ML_AUX	TBTDP_90D	DP_TBTSRC_AUX_C_P	
FE00	DP_INTPNL_ML_AUX	TBTDP_90D	DP_TBTSRC_AUX_C_N	
FE00	TBT_SPT_CLK	TBT_SPT_55S	TBT_SPT_CLK	
FE00	TBT_SPT_MOSI	TBT_SPT_55S	TBT_SPT_MOSI	
FE00	TBT_SPT_MISO	TBT_SPT_55S	TBT_SPT_MISO	
FE00	TBT_SPT_CS_L	TBT_SPT_55S	TBT_SPT_CS_L	
FE00				
FE00	TBT_MISC_55S	TBT_MISC	DP_TBTSNK0_HPD	
FE00	TBT_MISC_55S	TBT_MISC	DP_TBTSNK1_HPD	
FE00	TBT_MISC_55S	TBT_MISC	DP_TBTSRC_HPD	
FE00	TBT_MISC_55S	TBT_MISC	DP_TBTPA_HPD	
FE00	TBT_MISC_55S	TBT_MISC	DP_TBTPB_HPD	
FE00	TBT_MISC_55S	TBT_MISC	TBT_A_HPD	
FE00	TBT_MISC_55S	TBT_MISC	TBT_B_HPD	


*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set		Physical	Spacing	
SLAVE NETS - GPU/PANEL				
REQ00	DP INTPNL_SL_AUX	TBTDP 90D	DISPLAYPORT	DP INT EG SL AUX P 42 83
REQ01	DP INTPNL_SL_AUX	TBTDP 90D	DISPLAYPORT	DP INT EG SL AUX N 42 83
REQ02	DP INTPNL_SL_AUX	TBTDP 90D	DISPLAYPORT	DP INT EG SL AUX C P 42
REQ03	DP INTPNL_SL_AUX	TBTDP 90D	DISPLAYPORT	DP INT EG SL AUX C N 42
REQ04	DP INTPNL_SL	DP 85D	DISPLAYPORT	DP INT EG SL P<3..0> NO_TEST-TRUE 42
REQ05	DP INTPNL_SL	DP 85D	DISPLAYPORT	DP INT EG SL N<3..0> NO_TEST-TRUE 42 83
REQ06	DP INTPNL_SL	DP 85D	DISPLAYPORT	DP INT EG SL C P<3..0> NO_TEST-TRUE 42
REQ07	DP INTPNL_SL	DP 85D	DISPLAYPORT	DP INT EG SL C N<3..0> NO_TEST-TRUE 42
REQ08		TBTDP 90D	DISPLAYPORT	DP INT EG SL DDC CLK 83
REQ09		TBTDP 90D	DISPLAYPORT	DP INT EG SL DDC DAT 83
MASTER NETS - GPU-MUX				
REQ10	DP INTPNL_ML	DP 85D	DISPLAYPORT	DP INT EG ML P<3..0> NO_TEST-TRUE 43 83
REQ11	DP INTPNL_ML	DP 85D	DISPLAYPORT	DP INT EG ML N<3..0> NO_TEST-TRUE 43 83
REQ12	DP INTPNL_ML_AUX	TBTDP 90D	DISPLAYPORT	DP INT EG ML AUX P 43 83
REQ13	DP INTPNL_ML_AUX	TBTDP 90D	DISPLAYPORT	DP INT EG ML AUX N 43 83
REQ14	DP INTPNL_ML_AUX	TBTDP 90D	DISPLAYPORT	DP INT EG ML AUX C P 43
REQ15	DP INTPNL_ML_AUX	TBTDP 90D	DISPLAYPORT	DP INT EG ML AUX C N 43
REQ16		TBTDP 90D	DISPLAYPORT	DP INT EG ML DDC CLK 83
REQ17		TBTDP 90D	DISPLAYPORT	DP INT EG ML DDC DAT 83
MASTER NETS - MUX-PANEL				
REQ18	DP INTPNL_ML	DP 85D	DISPLAYPORT	DP INTPNL ML P<3..0> NO_TEST-TRUE 43
REQ19	DP INTPNL_ML	DP 85D	DISPLAYPORT	DP INTPNL ML N<3..0> NO_TEST-TRUE 43
REQ20	DP INTPNL_ML	DP 85D	DISPLAYPORT	DP INTPNL ML C P<3..0> NO_TEST-TRUE 42 43
REQ21	DP INTPNL_ML	DP 85D	DISPLAYPORT	DP INTPNL ML C N<3..0> NO_TEST-TRUE 42 43
REQ22	DP INTPNL_ML_AUX	TBTDP 90D	DISPLAYPORT	DP INTPNL ML AUX P 43
REQ23	DP INTPNL_ML_AUX	TBTDP 90D	DISPLAYPORT	DP INTPNL ML AUX N 43
REQ24	DP INTPNL_ML_AUX	TBTDP 90D	DISPLAYPORT	DP INTPNL ML AUX C P 42 43
REQ25	DP INTPNL_ML_AUX	TBTDP 90D	DISPLAYPORT	DP INTPNL ML AUX C N 42 43
INTERNAL DP AUDIO				
REQ26		HDA		AUDIO SCLK 42 96
REQ27		HDA		AUDIO WS 42 96
REQ28		HDA		DP INT SPDIF AUDIO 42 54
REQ29		HDA		AUDIO MUTE L 42 96

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing	
Port A			
R491 TBT A R2D1	TBTDE 90D	TBTDE	TBT A R2D C P<1> NO_TEST-TRUE 28 31
R492 TBT A R2D1	TBTDE 90D	TBTDE	TBT A R2D C N<1> NO_TEST-TRUE 28 31
R493 TBT A R2D0	TBTDE 90D	TBTDE	TBT A R2D C P<0> NO_TEST-TRUE 28 31
R494 TBT A R2D0	TBTDE 90D	TBTDE	TBT A R2D C N<0> NO_TEST-TRUE 28 31
R495	TBTDE 90D	TBTDE	TBT A R2D P<1..0> NO_TEST-TRUE 31
R496	TBTDE 90D	TBTDE	TBT A R2D N<1..0> NO_TEST-TRUE 31
R497 DP TBTPA ML 1	DP 85D	DISPLAYPORT	DP TBTPA ML C P<1> NO_TEST-TRUE 28 31
R498 DP TBTPA ML 1	DP 85D	DISPLAYPORT	DP TBTPA ML C N<1> NO_TEST-TRUE 28 31
R499 DP TBTPA ML 3	DP 85D	DISPLAYPORT	DP TBTPA ML C P<3> NO_TEST-TRUE 28 31
R500 DP TBTPA ML 3	DP 85D	DISPLAYPORT	DP TBTPA ML C N<3> NO_TEST-TRUE 28 31
R501	DP 85D	DISPLAYPORT	DP TBTPA ML P<1> NO_TEST-TRUE 31
R502	DP 85D	DISPLAYPORT	DP TBTPA ML N<1> NO_TEST-TRUE 31
R503	DP 85D	DISPLAYPORT	DP TBTPA ML P<3> NO_TEST-TRUE 31
R504	DP 85D	DISPLAYPORT	DP TBTPA ML N<3> NO_TEST-TRUE 31
R505	DP 85D	DISPLAYPORT	DP A LSX ML P<1> 31
R506	DP 85D	DISPLAYPORT	DP A LSX ML N<1> 31
R507	TBTDE 90D	TBTDE	TBT A D2R C P<1..0> NO_TEST-TRUE 31
R508	TBTDE 90D	TBTDE	TBT A D2R C N<1..0> NO_TEST-TRUE 31
R509 TBT A D2R1	TBTDE 90D	TBTDE	TBT A D2R P<1> NO_TEST-TRUE 28 31
R510 TBT A D2R1	TBTDE 90D	TBTDE	TBT A D2R N<1> NO_TEST-TRUE 28 31
R511 TBT A D2R0	TBTDE 90D	TBTDE	TBT A D2R P<0> NO_TEST-TRUE 28 31
R512 TBT A D2R0	TBTDE 90D	TBTDE	TBT A D2R N<0> NO_TEST-TRUE 28 31
R513 TBT A D2R1	TBTDE 90D	DISPLAYPORT	DP TBTPA AUXCH C P 28 31
R514 TBT A D2R1	TBTDE 90D	DISPLAYPORT	DP TBTPA AUXCH C N 28 31
R515	TBTDE 90D	DISPLAYPORT	DP TBTPA AUXCH P 31
R516	TBTDE 90D	DISPLAYPORT	DP TBTPA AUXCH N 31
R517 DP A AUXCH DDC	TBTDE 90D	DISPLAYPORT	DP A AUXCH DDC P 31
R518 DP A AUXCH DDC	TBTDE 90D	DISPLAYPORT	DP A AUXCH DDC N 31
R519 TBT A D2R1	TBTDE 90D	TBTDE	TBT A D2R1 AUXDDC P 31
R520 TBT A D2R1	TBTDE 90D	TBTDE	TBT A D2R1 AUXDDC N 31
R521 TBTPA DDC 12C	TBTDE 90D	TBT 12C	DP TBTPA DDC CLK 31 31
R522 TBTPA DDC 12C	TBTDE 90D	TBT 12C	DP TBTPA DDC DATA 31 31
Port B			
R499 TBT B R2D1	TBTDE 90D	TBTDE	TBT B R2D C P<1> NO_TEST-TRUE 28 32
R500 TBT B R2D1	TBTDE 90D	TBTDE	TBT B R2D C N<1> NO_TEST-TRUE 28 32
R501 TBT B R2D0	TBTDE 90D	TBTDE	TBT B R2D C P<0> NO_TEST-TRUE 28 32
R502 TBT B R2D0	TBTDE 90D	TBTDE	TBT B R2D C N<0> NO_TEST-TRUE 28 32
R503	TBTDE 90D	TBTDE	TBT B R2D P<1..0> NO_TEST-TRUE 32
R504	TBTDE 90D	TBTDE	TBT B R2D N<1..0> NO_TEST-TRUE 32
R505 DP TBTPB ML 1	DP 85D	DISPLAYPORT	DP TBTPB ML C P<1> NO_TEST-TRUE 28 32
R506 DP TBTPB ML 1	DP 85D	DISPLAYPORT	DP TBTPB ML C N<1> NO_TEST-TRUE 28 32
R507 DP TBTPB ML 3	DP 85D	DISPLAYPORT	DP TBTPB ML C P<3> NO_TEST-TRUE 28 32
R508 DP TBTPB ML 3	DP 85D	DISPLAYPORT	DP TBTPB ML C N<3> NO_TEST-TRUE 28 32
R509	DP 85D	DISPLAYPORT	DP TBTPB ML P<1> NO_TEST-TRUE 32
R510	DP 85D	DISPLAYPORT	DP TBTPB ML N<1> NO_TEST-TRUE 32
R511	DP 85D	DISPLAYPORT	DP TBTPB ML P<3> NO_TEST-TRUE 32
R512	DP 85D	DISPLAYPORT	DP TBTPB ML N<3> NO_TEST-TRUE 32
R513	DP 85D	DISPLAYPORT	DP B LSX ML P<1> 32
R514	DP 85D	DISPLAYPORT	DP B LSX ML N<1> 32
R515	TBTDE 90D	TBTDE	TBT B D2R C P<1..0> NO_TEST-TRUE 32
R516	TBTDE 90D	TBTDE	TBT B D2R C N<1..0> NO_TEST-TRUE 32
R517 TBT B D2R1	TBTDE 90D	TBTDE	TBT B D2R P<1> NO_TEST-TRUE 28 32
R518 TBT B D2R1	TBTDE 90D	TBTDE	TBT B D2R N<1> NO_TEST-TRUE 28 32
R519 TBT B D2R0	TBTDE 90D	TBTDE	TBT B D2R P<0> NO_TEST-TRUE 28 32
R520 TBT B D2R0	TBTDE 90D	TBTDE	TBT B D2R N<0> NO_TEST-TRUE 28 32
R521 TBT B D2R1	TBTDE 90D	DISPLAYPORT	DP TBTPB AUXCH C P 28 32
R522 TBT B D2R1	TBTDE 90D	DISPLAYPORT	DP TBTPB AUXCH C N 28 32
R523	TBTDE 90D	DISPLAYPORT	DP TBTPB AUXCH P 32
R524	TBTDE 90D	DISPLAYPORT	DP TBTPB AUXCH N 32
R525 DP B AUXCH DDC	TBTDE 90D	DISPLAYPORT	DP B AUXCH DDC P 32
R526 DP B AUXCH DDC	TBTDE 90D	DISPLAYPORT	DP B AUXCH DDC N 32
R527 TBT B D2R1	TBTDE 90D	TBTDE	TBT B D2R1 AUXDDC P 32
R528 TBT B D2R1	TBTDE 90D	TBTDE	TBT B D2R1 AUXDDC N 32
R529 TBTPB DDC 12C	TBTDE 90D	TBT 12C	DP TBTPB DDC CLK 32 32
R530 TBTPB DDC 12C	TBTDE 90D	TBT 12C	DP TBTPB DDC DATA 32 32

SYNC MASTER=J78 MLB		SYNC DATE=02/21/2014	
PAGE TITLE			
TBT/DP Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-1635	D
		REVISION	
		5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		proto2	
I 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
I 2 NOT TO REPRODUCE OR COPY IT		131 OF 137	
I 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I 4 ALL RIGHTS RESERVED		109 OF 115	

GDDR5

GDDR5-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALUM ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR_4S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	100 MM	=STANDARD	=STANDARD
GDDR_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	100 MM	=STANDARD	=STANDARD
GDDR_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
GDDR_BGA7MM_4S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	7 MM	=STANDARD	=STANDARD
GDDR_BGA5MM_4S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	5 MM	=STANDARD	=STANDARD
GDDR_BGA4MM_4S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	4.9 MM	=STANDARD	=STANDARD
GDDR_BGA5MM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	4.9 MM	=80_OHM_DIFF	=80_OHM_DIFF
GDDR_BGA3MM_4S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	3 MM	=STANDARD	=STANDARD
GDDR_BGA4MM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	4 MM	=80_OHM_DIFF	=80_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	*	GDDR_45S
GDDR_ADBI_PHY	*	GDDR_45S
GDDR_CTRL_PHY	*	GDDR_45S
GDDR_CLK_PHY	*	GDDR_80D
GDDR_DQ_PHY	*	GDDR_45S
GDDR_EDC_PHY	*	GDDR_45S
GDDR_DBI_PHY	*	GDDR_45S
GDDR_WCK_PHY	*	GDDR_80D

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	BGA	GDDR_BGA7MM_45S
GDDR_ADBI_PHY	BGA	GDDR_BGA4MM_45S
GDDR_CTRL_PHY	BGA	GDDR_BGA7MM_45S
GDDR_CLK_PHY	BGA	GDDR_BGA5MM_80D
GDDR_DQ_PHY	BGA	GDDR_BGA7MM_45S
GDDR_EDC_PHY	BGA	GDDR_BGA4MM_45S
GDDR_DBT_PHY	BGA	GDDR_BGA4MM_45S
GDDR_WCK_PHY	BGA	GDDR_BGA5MM_80D

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GDDR_MA_PHY	BGA_VRAM	GDDR_BGA3MM_45S
GDDR_ADBI_PHY	BGA_VRAM	GDDR_BGA3MM_45S
GDDR_CTRL_PHY	BGA_VRAM	GDDR_BGA3MM_45S
GDDR_CLK_PHY	BGA_VRAM	GDDR_BGA4MM_80D
GDDR_WCK_PHY	BGA_VRAM	GDDR_BGA4MM_80D

GDDR5-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR_ISO	*	=5X_DIELECTRIC	?
GDDR_ISO	TOP,BOTTOM	=7X_DIELECTRIC	?
GDDR_MA2MA	*	=3X_DIELECTRIC	?
GDDR_MA2MA	TOP,BOTTOM	=5X_DIELECTRIC	?
GDDR_ADBI2ADBI	*	=5X_DIELECTRIC	?
GDDR_ADBI2ADBI	TOP,BOTTOM	=7X_DIELECTRIC	?
GDDR_CTRL2CTRL	*	=3X_DIELECTRIC	?
GDDR_CTRL2CTRL	TOP,BOTTOM	=3X_DIELECTRIC	?
GDDR_CLK2CLK	*	=5X_DIELECTRIC	?
GDDR_CLK2CLK	TOP,BOTTOM	=7X_DIELECTRIC	?

Constraints (x in $\{A, B\}$, y in $\{0, 1\}$)

Memory Address: M_{Axy}[8:0]

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_MA	*	*	GDDR_ISO
GDDR_*_*_MA	=SAME	*	GDDR_MA2MA

Address Dynamic Bus Inversion: ADBIx

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_ADBI	*	*	GDDR_ISO
GDDR_*_*_ADBI	=SAME	*	GDDR_ADBI2ADBI

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	*	*	GDDR_ISO
GDDR_*_*_CTRL	=SAME	*	GDDR_CTRL2CTRL

Clock: CKxy

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GDDR_*_*_CLK	*	*	GDDR_ISO
GDDR_*_*_CLK	=SAME	*	GDDR_CLK2CLK

GPU

GPU-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_GPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

GPU-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_GPU_ISO	*	=4:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_GPU	*	*	CLK_GPU_ISO

GDDR5 Frame Buffer A

Electrical Constraint Set	Physical	Spacing		
Memory Address				
FE04 GDDR_A0_MA	GDDR_MA_PHY	GDDR_A_0_MA	FB A0 A<8...0>	NO TEST=TRUE 77 79
FE05 GDDR_A1_MA	GDDR_MA_PHY	GDDR_A_1_MA	FB A1 A<8...0>	NO TEST=TRUE 77 79
Address Dynamic Bus Inv				
FE04 GDDR_A0_ADBI	GDDR_ADBI_PHY	GDDR_A_0_ADBI	FB A0 ABI_L	NO TEST=TRUE 77 79
FE05 GDDR_A1_ADBI	GDDR_ADBI_PHY	GDDR_A_1_ADBI	FB A1 ABI_L	NO TEST=TRUE 77 79
Control				
FE04 GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB A0 CKE_L	NO TEST=TRUE 77 79
FE05 GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB A0 CS_L	NO TEST=TRUE 77 79
FE06 GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB A0 WE_L	NO TEST=TRUE 77 79
FE07 GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB A0 CAS_L	NO TEST=TRUE 77 79
FE08 GDDR_A0_CTRL	GDDR_CTRL_PHY	GDDR_A_0_CTRL	FB A0 RAS_L	NO TEST=TRUE 77 79
FE09 GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB A1 CKE_L	NO TEST=TRUE 77 79
FE10 GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB A1 CS_L	NO TEST=TRUE 77 79
FE11 GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB A1 WE_L	NO TEST=TRUE 77 79
FE12 GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB A1 CAS_L	NO TEST=TRUE 77 79
FE13 GDDR_A1_CTRL	GDDR_CTRL_PHY	GDDR_A_1_CTRL	FB A1 RAS_L	NO TEST=TRUE 77 79
Clock				
FE04 GDDR_A0_CLK	GDDR_CLK_PHY	GDDR_A_0_CLK	FB A0 CLK_P	NO TEST=TRUE 77 79
FE05 GDDR_A0_CLK	GDDR_CLK_PHY	GDDR_A_0_CLK	FB A0 CLK_N	NO TEST=TRUE 77 79
FE06 GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK	FB A1 CLK_P	NO TEST=TRUE 77 79
FE07 GDDR_A1_CLK	GDDR_CLK_PHY	GDDR_A_1_CLK	FB A1 CLK_N	NO TEST=TRUE 77 79
Data				
FE04 GDDR_A0_DO_BYTE0	GDDR_DO_PHY	GDDR_A_0_DO	FB A0 DQ<7...0>	NO TEST=TRUE 77 79
FE05 GDDR_A0_DO_BYTE1	GDDR_DO_PHY	GDDR_A_0_DO	FB A0 DQ<15...8>	NO TEST=TRUE 77 79
FE06 GDDR_A0_DO_BYTE2	GDDR_DO_PHY	GDDR_A_0_DO	FB A0 DQ<23...16>	NO TEST=TRUE 77 79
FE07 GDDR_A0_DO_BYTE3	GDDR_DO_PHY	GDDR_A_0_DO	FB A0 DQ<31...24>	NO TEST=TRUE 77 79
FE08 GDDR_A1_DO_BYTE0	GDDR_DO_PHY	GDDR_A_1_DO	FB A1 DQ<7...0>	NO TEST=TRUE 77 79
FE09 GDDR_A1_DO_BYTE1	GDDR_DO_PHY	GDDR_A_1_DO	FB A1 DQ<15...8>	NO TEST=TRUE 77 79
FE10 GDDR_A1_DO_BYTE2	GDDR_DO_PHY	GDDR_A_1_DO	FB A1 DQ<23...16>	NO TEST=TRUE 77 79
FE11 GDDR_A1_DO_BYTE3	GDDR_DO_PHY	GDDR_A_1_DO	FB A1 DQ<31...24>	NO TEST=TRUE 77 79
Error Detection				
FE04 GDDR_A0_EDC0	GDDR_EDC_PHY	GDDR_A_0_EDC	FB A0 EDC<0>	NO TEST=TRUE 77 79
FE05 GDDR_A0_EDC1	GDDR_EDC_PHY	GDDR_A_0_EDC	FB A0 EDC<1>	NO TEST=TRUE 77 79
FE06 GDDR_A0_EDC2	GDDR_EDC_PHY	GDDR_A_0_EDC	FB A0 EDC<2>	NO TEST=TRUE 77 79
FE07 GDDR_A0_EDC3	GDDR_EDC_PHY	GDDR_A_0_EDC	FB A0 EDC<3>	NO TEST=TRUE 77 79
FE08 GDDR_A1_EDC0	GDDR_EDC_PHY	GDDR_A_1_EDC	FB A1 EDC<0>	NO TEST=TRUE 77 79
FE09 GDDR_A1_EDC1	GDDR_EDC_PHY	GDDR_A_1_EDC	FB A1 EDC<1>	NO TEST=TRUE 77 79
FE10 GDDR_A1_EDC2	GDDR_EDC_PHY	GDDR_A_1_EDC	FB A1 EDC<2>	NO TEST=TRUE 77 79
FE11 GDDR_A1_EDC3	GDDR_EDC_PHY	GDDR_A_1_EDC	FB A1 EDC<3>	NO TEST=TRUE 77 79
Data Dynamic Bus Inv				
FE04 GDDR_A0_DBI0	GDDR_DBI_PHY	GDDR_A_0_DBI	FB A0 DBI_L<0>	NO TEST=TRUE 77 79
FE05 GDDR_A0_DBI1	GDDR_DBI_PHY	GDDR_A_0_DBI	FB A0 DBI_L<1>	NO TEST=TRUE 77 79
FE06 GDDR_A0_DBI2	GDDR_DBI_PHY	GDDR_A_0_DBI	FB A0 DBI_L<2>	NO TEST=TRUE 77 79
FE07 GDDR_A0_DBI3	GDDR_DBI_PHY	GDDR_A_0_DBI	FB A0 DBI_L<3>	NO TEST=TRUE 77 79
FE08 GDDR_A1_DBI0	GDDR_DBI_PHY	GDDR_A_1_DBI	FB A1 DBI_L<0>	NO TEST=TRUE 77 79
FE09 GDDR_A1_DBI1	GDDR_DBI_PHY	GDDR_A_1_DBI	FB A1 DBI_L<1>	NO TEST=TRUE 77 79
FE10 GDDR_A1_DBI2	GDDR_DBI_PHY	GDDR_A_1_DBI	FB A1 DBI_L<2>	NO TEST=TRUE 77 79
FE11 GDDR_A1_DBI3	GDDR_DBI_PHY	GDDR_A_1_DBI	FB A1 DBI_L<3>	NO TEST=TRUE 77 79
Forwarded Clock				
FE04 GDDR_A0_WCK0	GDDR_WCK_PHY	GDDR_A_0_WCK	FB A0 WCLK_P<0>	NO TEST=TRUE 77 79
FE05 GDDR_A0_WCK0	GDDR_WCK_PHY	GDDR_A_0_WCK	FB A0 WCLK_N<0>	NO TEST=TRUE 77 79
FE06 GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK	FB A0 WCLK_P<1>	NO TEST=TRUE 77 79
FE07 GDDR_A0_WCK1	GDDR_WCK_PHY	GDDR_A_0_WCK	FB A0 WCLK_N<1>	NO TEST=TRUE 77 79
FE08 GDDR_A1_WCK0	GDDR_WCK_PHY	GDDR_A_1_WCK	FB A1 WCLK_P<0>	NO TEST=TRUE 77 79
FE09 GDDR_A1_WCK0	GDDR_WCK_PHY	GDDR_A_1_WCK	FB A1 WCLK_N<0>	NO TEST=TRUE 77 79
FE10 GDDR_A1_WCK1	GDDR_WCK_PHY	GDDR_A_1_WCK	FB A1 WCLK_P<1>	NO TEST=TRUE 77 79
FE11 GDDR_A1_WCK1	GDDR_WCK_PHY	GDDR_A_1_WCK	FB A1 WCLK_N<1>	NO TEST=TRUE 77 79

GPU


Electrical Constraint Set	Physical	Spacing	
Clocks			
PARAM	CLK_GPU_55G	CLK_GPU	TEST GFX JTAG TCK
PARAM	CLK_GPU_55G	CLK_GPU	GPU OSC 27M XTAL IN
PARAM	CLK_GPU_55G	CLK_GPU	GPU OSC 27M XTAL OUT
PARAM	CLK_GPU_55G	CLK_GPU	GFX XTAL IN 27M
PARAM	CLK_GPU_55G	CLK_GPU	GFX XTAL OUT 27M
SMB			
PARAM	SMB_PHY	SMB	GPU SMB CLK
PARAM	SMB_PHY	SMB	GPU SMB DAT
PCIe Compensation			
PARAM	PCIE_50S	COMP_PCIE	PCIe CALR RX
PARAM	PCIE_50S	COMP_PCIE	PCIe CALR TX
MISC			
PARAM	XDP_PHY	XDP	TEST GFX JTAG TDO
PARAM	XDP_PHY	XDP	TEST GFX JTAG TDI
PARAM	XDP_PHY	XDP	TEST GFX JTAG TMS
PARAM	XDP_PHY	XDP	TEST GFX JTAG TRST L

GDDR5 Frame Buffer B

Electrical Constraint Set	Physical	Spacing		
Memory Address				
MEM ADDR B0 MA	ADDR_MA_PHY	ADDR_B_0_MA	FB B0 A<8..0>	NO TEST-PAIR
MEM ADDR B1 MA	ADDR_MA_PHY	ADDR_B_1_MA	FB B1 A<8..0>	NO TEST-PAIR
Address Dynamic Bus Inv				
MEM ADDR B0 ADBI	ADDR_ADBI_PHY	ADDR_B_0_ADBI	FB B0 ABI L	NO TEST-PAIR
MEM ADDR B1 ADBI	ADDR_ADBI_PHY	ADDR_B_1_ADBI	FB B1 ABI L	NO TEST-PAIR
Control				
MEM ADDR B0 CTRL	ADDR_CTRL_PHY	ADDR_B_0_CTRL	FB B0 CKE L	NO TEST-PAIR
MEM ADDR B0 CTRL	ADDR_CTRL_PHY	ADDR_B_0_CTRL	FB B0 CS L	NO TEST-PAIR
MEM ADDR B0 CTRL	ADDR_CTRL_PHY	ADDR_B_0_CTRL	FB B0 WE L	NO TEST-PAIR
MEM ADDR B0 CTRL	ADDR_CTRL_PHY	ADDR_B_0_CTRL	FB B0 CAS L	NO TEST-PAIR
MEM ADDR B0 CTRL	ADDR_CTRL_PHY	ADDR_B_0_CTRL	FB B0 RAS L	NO TEST-PAIR
MEM ADDR B1 CTRL	ADDR_CTRL_PHY	ADDR_B_1_CTRL	FB B1 CKE L	NO TEST-PAIR
MEM ADDR B1 CTRL	ADDR_CTRL_PHY	ADDR_B_1_CTRL	FB B1 CS L	NO TEST-PAIR
MEM ADDR B1 CTRL	ADDR_CTRL_PHY	ADDR_B_1_CTRL	FB B1 WE L	NO TEST-PAIR
MEM ADDR B1 CTRL	ADDR_CTRL_PHY	ADDR_B_1_CTRL	FB B1 CAS L	NO TEST-PAIR
MEM ADDR B1 CTRL	ADDR_CTRL_PHY	ADDR_B_1_CTRL	FB B1 RAS L	NO TEST-PAIR
Clock				
MEM ADDR B0 CLK	ADDR_CLK_PHY	ADDR_B_0_CLK	FB B0 CLK P	NO TEST-PAIR
MEM ADDR B0 CLK	ADDR_CLK_PHY	ADDR_B_0_CLK	FB B0 CLK N	NO TEST-PAIR
MEM ADDR B1 CLK	ADDR_CLK_PHY	ADDR_B_1_CLK	FB B1 CLK P	NO TEST-PAIR
MEM ADDR B1 CLK	ADDR_CLK_PHY	ADDR_B_1_CLK	FB B1 CLK N	NO TEST-PAIR
Data				
MEM ADDR B0 DQ BYT0	ADDR_DQ_PHY	ADDR_B_0_DQ	FB B0 DQ<7..0>	NO TEST-PAIR
MEM ADDR B0 DQ BYT1	ADDR_DQ_PHY	ADDR_B_0_DQ	FB B0 DQ<15..8>	NO TEST-PAIR
MEM ADDR B0 DQ BYT2	ADDR_DQ_PHY	ADDR_B_0_DQ	FB B0 DQ<23..16>	NO TEST-PAIR
MEM ADDR B0 DQ BYT3	ADDR_DQ_PHY	ADDR_B_0_DQ	FB B0 DQ<31..24>	NO TEST-PAIR
MEM ADDR B1 DQ BYT0	ADDR_DQ_PHY	ADDR_B_1_DQ	FB B1 DQ<7..0>	NO TEST-PAIR
MEM ADDR B1 DQ BYT1	ADDR_DQ_PHY	ADDR_B_1_DQ	FB B1 DQ<15..8>	NO TEST-PAIR
MEM ADDR B1 DQ BYT2	ADDR_DQ_PHY	ADDR_B_1_DQ	FB B1 DQ<23..16>	NO TEST-PAIR
MEM ADDR B1 DQ BYT3	ADDR_DQ_PHY	ADDR_B_1_DQ	FB B1 DQ<31..24>	NO TEST-PAIR
Error Detection				
MEM ADDR B0 EDC0	ADDR_EDC_PHY	ADDR_B_0_EDC	FB B0 EDC<0>	NO TEST-PAIR
MEM ADDR B0 EDC1	ADDR_EDC_PHY	ADDR_B_0_EDC	FB B0 EDC<1>	NO TEST-PAIR
MEM ADDR B0 EDC2	ADDR_EDC_PHY	ADDR_B_0_EDC	FB B0 EDC<2>	NO TEST-PAIR
MEM ADDR B0 EDC3	ADDR_EDC_PHY	ADDR_B_0_EDC	FB B0 EDC<3>	NO TEST-PAIR
MEM ADDR B1 EDC0	ADDR_EDC_PHY	ADDR_B_1_EDC	FB B1 EDC<0>	NO TEST-PAIR
MEM ADDR B1 EDC1	ADDR_EDC_PHY	ADDR_B_1_EDC	FB B1 EDC<1>	NO TEST-PAIR
MEM ADDR B1 EDC2	ADDR_EDC_PHY	ADDR_B_1_EDC	FB B1 EDC<2>	NO TEST-PAIR
MEM ADDR B1 EDC3	ADDR_EDC_PHY	ADDR_B_1_EDC	FB B1 EDC<3>	NO TEST-PAIR
Data Dynamic Bus Inv				
MEM ADDR B0 DBI0	ADDR_DBI_PHY	ADDR_B_0_DBI	FB B0 DBI L<0>	NO TEST-PAIR
MEM ADDR B0 DBI1	ADDR_DBI_PHY	ADDR_B_0_DBI	FB B0 DBI L<1>	NO TEST-PAIR
MEM ADDR B0 DBI2	ADDR_DBI_PHY	ADDR_B_0_DBI	FB B0 DBI L<2>	NO TEST-PAIR
MEM ADDR B0 DBI3	ADDR_DBI_PHY	ADDR_B_0_DBI	FB B0 DBI L<3>	NO TEST-PAIR
MEM ADDR B1 DBI0	ADDR_DBI_PHY	ADDR_B_1_DBI	FB B1 DBI L<0>	NO TEST-PAIR
MEM ADDR B1 DBI1	ADDR_DBI_PHY	ADDR_B_1_DBI	FB B1 DBI L<1>	NO TEST-PAIR
MEM ADDR B1 DBI2	ADDR_DBI_PHY	ADDR_B_1_DBI	FB B1 DBI L<2>	NO TEST-PAIR
MEM ADDR B1 DBI3	ADDR_DBI_PHY	ADDR_B_1_DBI	FB B1 DBI L<3>	NO TEST-PAIR
Forwarded Clock				
MEM ADDR B0 WCLK0	ADDR_WCK_PHY	ADDR_B_0_WCK	FB B0 WCLK P<0>	NO TEST-PAIR
MEM ADDR B0 WCLK0	ADDR_WCK_PHY	ADDR_B_0_WCK	FB B0 WCLK N<0>	NO TEST-PAIR
MEM ADDR B0 WCLK1	ADDR_WCK_PHY	ADDR_B_0_WCK	FB B0 WCLK P<1>	NO TEST-PAIR
MEM ADDR B0 WCLK1	ADDR_WCK_PHY	ADDR_B_0_WCK	FB B0 WCLK N<1>	NO TEST-PAIR
MEM ADDR B1 WCLK0	ADDR_WCK_PHY	ADDR_B_1_WCK	FB B1 WCLK P<0>	NO TEST-PAIR
MEM ADDR B1 WCLK0	ADDR_WCK_PHY	ADDR_B_1_WCK	FB B1 WCLK N<0>	NO TEST-PAIR
MEM ADDR B1 WCLK1	ADDR_WCK_PHY	ADDR_B_1_WCK	FB B1 WCLK P<1>	NO TEST-PAIR
MEM ADDR B1 WCLK1	ADDR_WCK_PHY	ADDR_B_1_WCK	FB B1 WCLK N<1>	NO TEST-PAIR

Frame Buffer Reset

Electrical Constraint Set	Physical	Spacing
Reset		
SW0 QDDR_AB_RESET	QDDR_50S	QDDR_CTR1
SW0 QDDR_AB_RESET	QDDR_50S	QDDR_CTR1
SW0 QDDR_AB_RESET	QDDR_50S	QDDR_CTR1
SW0 QDDR_CN_RESET	QDDR_50S	QDDR_CTR1
SW0 QDDR_CN_RESET	QDDR_50S	QDDR_CTR1
SW0 QDDR_CN_RESET	QDDR_50S	QDDR_CTR1

SYNCH MASTER=J78 MLB		SYNCH DATE=02/21/2014	
PAGE TITLE			
GDDR5/GPU Constraints			
	Apple Inc.	DRAWING NUMBER	051-1635
		SIZE	D
		REVISION	5.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	proto2
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	132 OF 137
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	110 OF 115
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV. ALL RIGHTS RESERVED			



GDDR5 FRAME BUFFER C

Electrical Constraint Set		Physical	Spacing	
Memory Address				
FB C0 A<8..0>	NO_TEST=TRUE			78 81
FB C1 A<8..0>	NO_TEST=TRUE			78 81
Address Dynamic Bus Inv				
FB C0 ABI L	NO_TEST=TRUE			78 81
FB C1 ABI L	NO_TEST=TRUE			78 81
Control				
FB C0 CKE L	NO_TEST=TRUE			78 81
FB C0 CS L	NO_TEST=TRUE			78 81
FB C0 WE L	NO_TEST=TRUE			78 81
FB C0 CAS L	NO_TEST=TRUE			78 81
FB C0 RAS L	NO_TEST=TRUE			78 81
FB C1 CKE L	NO_TEST=TRUE			78 81
FB C1 CS L	NO_TEST=TRUE			78 81
FB C1 WE L	NO_TEST=TRUE			78 81
FB C1 CAS L	NO_TEST=TRUE			78 81
FB C1 RAS L	NO_TEST=TRUE			78 81
Clock				
FB C0 CLK P	NO_TEST=TRUE			78 81
FB C0 CLK N	NO_TEST=TRUE			78 81
FB C1 CLK P	NO_TEST=TRUE			78 81
FB C1 CLK N	NO_TEST=TRUE			78 81
Data				
FB C0 DQ<7..0>	NO_TEST=TRUE			78 81
FB C0 DQ<15..8>	NO_TEST=TRUE			78 81
FB C0 DQ<23..16>	NO_TEST=TRUE			78 81
FB C0 DQ<31..24>	NO_TEST=TRUE			78 81
FB C1 DQ<7..0>	NO_TEST=TRUE			78 81
FB C1 DQ<15..8>	NO_TEST=TRUE			78 81
FB C1 DQ<23..16>	NO_TEST=TRUE			78 81
FB C1 DQ<31..24>	NO_TEST=TRUE			78 81
Error Detection				
FB C0 EDC<0>	NO_TEST=TRUE			78 81
FB C0 EDC<1>	NO_TEST=TRUE			78 81
FB C0 EDC<2>	NO_TEST=TRUE			78 81
FB C0 EDC<3>	NO_TEST=TRUE			78 81
FB C1 EDC<0>	NO_TEST=TRUE			78 81
FB C1 EDC<1>	NO_TEST=TRUE			78 81
FB C1 EDC<2>	NO_TEST=TRUE			78 81
FB C1 EDC<3>	NO_TEST=TRUE			78 81
Data Dynamic Bus Inv				
FB C0 DBI L<0>	NO_TEST=TRUE			78 81
FB C0 DBI L<1>	NO_TEST=TRUE			78 81
FB C0 DBI L<2>	NO_TEST=TRUE			78 81
FB C0 DBI L<3>	NO_TEST=TRUE			78 81
FB C1 DBI L<0>	NO_TEST=TRUE			78 81
FB C1 DBI L<1>	NO_TEST=TRUE			78 81
FB C1 DBI L<2>	NO_TEST=TRUE			78 81
FB C1 DBI L<3>	NO_TEST=TRUE			78 81
Forwarded Clock				
FB C0 WCLK P<0>	NO_TEST=TRUE			78 81
FB C0 WCLK N<0>	NO_TEST=TRUE			78 81
FB C0 WCLK P<1>	NO_TEST=TRUE			78 81
FB C0 WCLK N<1>	NO_TEST=TRUE			78 81
FB C1 WCLK P<0>	NO_TEST=TRUE			78 81
FB C1 WCLK N<0>	NO_TEST=TRUE			78 81
FB C1 WCLK P<1>	NO_TEST=TRUE			78 81
FB C1 WCLK N<1>	NO_TEST=TRUE			78 81

GDDR5 FRAME BUFFER D

Electrical Constraint Set		Physical	Spacing	
Memory Address				
FB D0 A<8..0>	NO_TEST=TRUE			78 82
FB D1 A<8..0>	NO_TEST=TRUE			78 82
Address Dynamic Bus Inv				
FB D0 ABI L	NO_TEST=TRUE			78 82
FB D1 ABI L	NO_TEST=TRUE			78 82
Control				
FB D0 CKE L	NO_TEST=TRUE			78 82
FB D0 CS L	NO_TEST=TRUE			78 82
FB D0 WE L	NO_TEST=TRUE			78 82
FB D0 CAS L	NO_TEST=TRUE			78 82
FB D0 RAS L	NO_TEST=TRUE			78 82
FB D1 CKE L	NO_TEST=TRUE			78 82
FB D1 CS L	NO_TEST=TRUE			78 82
FB D1 WE L	NO_TEST=TRUE			78 82
FB D1 CAS L	NO_TEST=TRUE			78 82
FB D1 RAS L	NO_TEST=TRUE			78 82
Clock				
FB D0 CLK P	NO_TEST=TRUE			78 82
FB D0 CLK N	NO_TEST=TRUE			78 82
FB D1 CLK P	NO_TEST=TRUE			78 82
FB D1 CLK N	NO_TEST=TRUE			78 82
Data				
FB D0 DQ<7..0>	NO_TEST=TRUE			78 82
FB D0 DQ<15..8>	NO_TEST=TRUE			78 82
FB D0 DQ<23..16>	NO_TEST=TRUE			78 82
FB D0 DQ<31..24>	NO_TEST=TRUE			78 82
FB D1 DQ<7..0>	NO_TEST=TRUE			78 82
FB D1 DQ<15..8>	NO_TEST=TRUE			78 82
FB D1 DQ<23..16>	NO_TEST=TRUE			78 82
FB D1 DQ<31..24>	NO_TEST=TRUE			78 82
Error Detection				
FB D0 EDC<0>	NO_TEST=TRUE			78 82
FB D0 EDC<1>	NO_TEST=TRUE			78 82
FB D0 EDC<2>	NO_TEST=TRUE			78 82
FB D0 EDC<3>	NO_TEST=TRUE			78 82
FB D1 EDC<0>	NO_TEST=TRUE			78 82
FB D1 EDC<1>	NO_TEST=TRUE			78 82
FB D1 EDC<2>	NO_TEST=TRUE			78 82
FB D1 EDC<3>	NO_TEST=TRUE			78 82
Data Dynamic Bus Inv				
FB D0 DBI L<0>	NO_TEST=TRUE			78 82
FB D0 DBI L<1>	NO_TEST=TRUE			78 82
FB D0 DBI L<2>	NO_TEST=TRUE			78 82
FB D0 DBI L<3>	NO_TEST=TRUE			78 82
FB D1 DBI L<0>	NO_TEST=TRUE			78 82
FB D1 DBI L<1>	NO_TEST=TRUE			78 82
FB D1 DBI L<2>	NO_TEST=TRUE			78 82
FB D1 DBI L<3>	NO_TEST=TRUE			78 82
Forwarded Clock				
FB D0 WCLK P<0>	NO_TEST=TRUE			78 82
FB D0 WCLK N<0>	NO_TEST=TRUE			78 82
FB D0 WCLK P<1>	NO_TEST=TRUE			78 82
FB D0 WCLK N<1>	NO_TEST=TRUE			78 82
FB D1 WCLK P<0>	NO_TEST=TRUE			78 82
FB D1 WCLK N<0>	NO_TEST=TRUE			78 82
FB D1 WCLK P<1>	NO_TEST=TRUE			78 82
FB D1 WCLK N<1>	NO_TEST=TRUE			78 82

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
BLC_DIFFPAIR	*	Y	0.2 MM	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM
BLC_MISC_PHY	*	BLC_55S
BLC_SNS_DIFF	*	BLC_DIFFPAIR

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45 MM	2000

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	3000
PHASE_SW2SW	*	=1:1_SPACING	1000
PHASE_SW2GND	*	=2:1_SPACING	1000

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

















Is it chel'oh or sel'oh? Neither! It's SIT'arrr


Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER	POWER	1.2V		PP12V_BKLT_SNS
POWER	POWER	1.2V		PP12V_BKLT_FUSED
POWER	POWER	1.2V		PP12V_S0_BKLT_FILT
POWER	POWER	1.2V		PP12V_S0_BKLT_PWR
POWER	POWER	1.2V		PP12V_S0_BKLT_PWR_R
POWER	POWER	5V		PP5V_S0_BKLT_VDDA
POWER	POWER	5V		PP5V_S0_BKLT_VDDD
POWER	POWER	3.3V		PP3V3_S0_BKLT_VDDIO
Local Ground				
GND	GND	0V		BKLT_GNDA
GND	GND	0V		BKLT_GNDD
GND	GND	0V		BKLT_GND_BST_GD
Backlight				
POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
BLC_FTT_PHY	BLC_PHASE	80V	TRUE	BKLT_SNUBBER
POWER_BLC_RET	BLC_INV			LED_RETURN_1_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_2_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_3_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_4_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_5_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_6_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_7_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_8_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_9_FB
POWER_BLC_RET	BLC_INV			LED_RETURN_1
POWER_BLC_RET	BLC_INV			LED_RETURN_2
POWER_BLC_RET	BLC_INV			LED_RETURN_3
POWER_BLC_RET	BLC_INV			LED_RETURN_4
POWER_BLC_RET	BLC_INV			LED_RETURN_5
POWER_BLC_RET	BLC_INV			LED_RETURN_6
POWER_BLC_RET	BLC_INV			LED_RETURN_7
POWER_BLC_RET	BLC_INV			LED_RETURN_8
POWER_BLC_RET	BLC_INV			LED_RETURN_9
Output Bus				
POWER_BLC	BLC_INV	6.7V		BKLT_BOOST
POWER_BLC	BLC_INV	6.7V		BKLT_BOOST_1
POWER_BLC	BLC_INV	6.7V		BKLT_BOOST_2

Backlight Current Sense

Electrical Constraint Set		Physical	Spacing	
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD1
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN1_Q
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD2
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN2_Q
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD3
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN3_Q
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD4
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN4_Q
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD5
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN5_Q
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD6
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN6_Q
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD7
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN7_Q
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD8
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN8_Q
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT GD9
BACKLIGHT_GD	BACKLIGHT_ISDN	BLC_SNS_DIFF	SENSE	BKLT ISDN9_Q
		SNS_DIFF_PHV	SENSE	BKLT SNSP
		SNS_DIFF_PHV	SENSE	BKLT SNSN
		SNS_DIFF_PHV	SENSE	BKLT SNSP_R
		SNS_DIFF_PHV	SENSE	BKLT SNSN_R


Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing	
SPI			
	SMB_PHY	SMB	BKLT_SCL
	SMB_PHY	SMB	BKLT_SDA
	SMB_PHY	SMB	I2C_DBG_BKLT_SDA_R
	SMB_PHY	SMB	I2C_DBG_BKLT_SCL_R
CONTROL			
	BLC_MISC_PHY	BLC_CTL	BLC_LSYNC
	BLC_MISC_PHY	BLC_CTL	BLC_LSYNC_R
	BLC_MISC_PHY	BLC_CTL	BLC_VSYNC
	BLC_MISC_PHY	BLC_CTL	BLC_VSYNC_R
	BLC_MISC_PHY	BLC_CTL	TCON_BLC_EN
	BLC_MISC_PHY	BLC_CTL	TCON_BLC_EN_R
	BLC_MISC_PHY	BLC_CTL	TCON_BLC_EN_LED
	BLC_MISC_PHY	BLC_CTL	BLC_EN
	BLC_MISC_PHY	BLC_CTL	DP_INTPNL_ML_HPD
	BLC_MISC_PHY	BLC_CTL	DP_INTPNL_ML_HPD_R
	BLC_MISC_PHY	BLC_CTL	DP_INT_EG_SL_HPD
	BLC_MISC_PHY	BLC_CTL	DP_INT_EG_ML_HPD

SYNCH MASTER=J78 MLB		SYNCH DATE=02/21/2014	
PAGE TITLE			
BLC Constraints			
	Apple Inc.		DRAWING NUMBER 051-1635
			SIZE D
		REVISION 5.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		proto2 PAGE 134 OF 137 SHEET 112 OF 115	

8		7		6		5		4		3		2		1	
GPU CORE PHASES															
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST									
Input Bus		POWER	POWER	12V		PP12V_S0_GPUCORE_FLT									
Local Ground		POWER	POWER	5V		PP5V_S0_GPUCORE_VCC									
		GND	GND	0V		AGND_GPU									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_1									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_2									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_3									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_4									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_5									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_6									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_1									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_2									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_3									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_4									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_5									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_6									
		VR_CTL_PHY	VR_CTL			VCR_TD_1									
		VR_CTL_PHY	VR_CTL			VCR_TD_2									
		VR_CTL_PHY	VR_CTL			VCR_TD_3									
		VR_CTL_PHY	VR_CTL			VCR_TD_4									
		VR_CTL_PHY	VR_CTL			VCR_TD_5									
		VR_CTL_PHY	VR_CTL			VCR_TD_6									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM1_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM2_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM3_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM4_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM5_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM6_R									
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_1_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_5_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_6_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_6								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_1_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_1_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_2_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_2_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_3_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_3_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_4_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_4_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_5_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_5_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_6_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_6_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS6_R_P								

GPU CORE CONTROLLER															
Electrical Constraint Set		Physical	Spacing	Voltage	DIDT	NO_TEST									
Input Bus		POWER	POWER	12V		PP12V_S0_GPUCORE_FLT									
Local Ground		POWER	POWER	5V		PP5V_S0_GPUCORE_VCC									
		GND	GND	0V		AGND_GPU									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_1									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_2									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_3									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_4									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_5									
		POWER	POWER	1V		PPGPUCORE_S0_SENSE_6									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_1									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_2									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_3									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_4									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_5									
		VR_CTL_PHY	VR_CTL			REG_PWM_GPUCORE_6									
		VR_CTL_PHY	VR_CTL			VCR_TD_1									
		VR_CTL_PHY	VR_CTL			VCR_TD_2									
		VR_CTL_PHY	VR_CTL			VCR_TD_3									
		VR_CTL_PHY	VR_CTL			VCR_TD_4									
		VR_CTL_PHY	VR_CTL			VCR_TD_5									
		VR_CTL_PHY	VR_CTL			VCR_TD_6									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM1_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM2_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM3_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM4_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM5_R									
		VR_CTL_PHY	VR_CTL			VR_GPU_PWM6_R									
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_SNUBBER_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_UGATE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_1_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_2_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_3_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_4_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_5_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_GPUCORE_6_RC								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_LGATE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_PHASE_GPUCORE_6								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_1								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_2								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_3								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_4								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_5								
		VR_CTL_PHY	VR_SWITCH	12V	TRUE	TRUE	VR_PHASE_GPUCORE_6								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_1_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_1_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_2_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_2_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_3_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_3_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_4_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_4_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_5_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_5_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_6_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				REG_GPUCORE_ISNS_6_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS1_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS2_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS3_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS4_R_P								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_RR_2								
ISNS_GPU_CORE		SNS_DIFF_PHY	SENSE				VR_GPU_ISNS5_R_N								
ISNS_GPU_CORE		SNS_DIFF_PHY													




SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ASYNC_ISO	*	=3:1_SPACING	?
PCH_ASYNC_ISO	*	=3:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_ASYNC	*	*	CPU_ASYNC_ISO
PCH_ASYNC	*	*	PCH_ASYNC_ISO

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCH_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_ASYNC_PHY	*	CPU_50S
PCH_ASYNC_PHY	*	PCH_50S

MISC-CONSTRAINTS 1



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER051-1635

REVISION5.0.0

BRANCHproto2

PAGE137 OF 137

SHEET115 OF 115

PAGE TITLE

SIZED